- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1983 > AD7763BSVZ (Analog Devices Inc)IC ADC 24BIT SRL 625KSPS 64TQFP PDF資料下載
參數(shù)資料
| 型號： | AD7763BSVZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/33頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT SRL 625KSPS 64TQFP |
| 標準包裝： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 625k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 955.5mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-TQFP 裸露焊盤 |
| 供應商設備封裝： | 64-TQFP-EP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個差分，單極；1 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
AD7763
Data Sheet
Rev. B | Page 14 of 32
THEORY OF OPERATION
The AD7763 employs a Σ-Δ conversion technique to convert
the analog input into an equivalent digital word. The modulator
samples the input waveform and outputs an equivalent digital
word to the digital filter at a rate equal to ICLK.
Due to the high oversampling rate, which spreads the quanti-
zation noise from 0 to f
ICLK, the noise energy contained in the
band of interest is reduced (see Figure 23). To further reduce
quantization noise, a high order modulator is employed to shape
the noise spectrum; thus, most of the noise energy is shifted
out of the band of interest (see Figure 24).
The digital filtering that follows the modulator removes the
large out-of-band quantization noise (see Figure 25), while
also reducing the data rate from f
ICLK at the input of the filter
to f
ICLK/32 or less at the output of the filter, depending on the
decimation rate used.
Digital filtering has certain advantages over analog filtering.
It does not introduce significant noise or distortion and can
be made perfectly linear phase.
The AD7763 employs three finite impulse response (FIR) filters
in series. By using different combinations of decimation ratios
and filter selection, data can be obtained from the AD7763 at
four different data rates. The first filter receives data from the
modulator at ICLK
MHz, where it is decimated × 4 to output
data at (ICLK/4)
MHz.
The second filter allows the decimation rate to be chosen from
8× to 32×. The third filter has a fixed decimation rate of 2×, is
user programmable, and has a default configuration (see the
Programmable FIR Filter section). This filter can be bypassed.
Table 6 shows some characteristics of the default filter. The group
delay of the filter is defined as the delay to the center of the
impulse response and is equal to the computation plus filter
delays. The delay until valid data is available (the DVALID status bit
is set) is equal to 2× the filter delay plus the computation delay.
05
47
6-
0
2
4
QUANTIZATION NOISE
fICLK/2
BAND OF INTEREST
Figure 23. Σ-Δ ADC, Quantization Noise
05
47
6-
02
5
fICLK/2
NOISE SHAPING
BAND OF INTEREST
Figure 24. Σ-Δ ADC, Noise Shaping
05
47
6-
01
2
fICLK/2
BAND OF INTEREST
DIGITAL FILTER CUTOFF FREQUENCY
Figure 25. Σ-Δ ADC, Digital Filter Cutoff Frequency
Table 6. Configuration With Default Filter
ICLK
Frequency
Filter 1
Filter 2
Filter 3
Data State
Computation
Delay
Filter
Delay
Pass Band
Bandwidth
Output Data Rate
(ODR)
20 MHz
4×
2×
Fully filtered
1.775 μs
44.4 μs
250 kHz
625 kHz
20 MHz
4×
8×
Bypassed
Partially
filtered
2.6 μs
10.8 μs
140.625 kHz
625 kHz
20 MHz
4×
8×
2×
Fully filtered
2.25 μs
87.6 μs
125 kHz
312.5 kHz
20 MHz
4×
16×
Bypassed
Partially
filtered
4.175 μs
20.4 μs
70.3125 kHz
312.5 kHz
20 MHz
4×
16×
2×
Fully filtered
3.1 μs
174 μs
62.5 kHz
156.25 kHz
20 MHz
4×
32×
Bypassed
Partially
filtered
7.325 μs
39.6 μs
35.156 kHz
156.25 kHz
20 MHz
4×
32×
2×
Fully filtered
4.65 μs
346.8 μs
31.25 kHz
78.125 kHz
12.288 MHz
4×
8×
2×
Fully filtered
3.66 μs
142.6 μs
76.8 kHz
192 kHz
12.288 MHz
4×
16×
2×
Fully filtered
5.05 μs
283.2 μs
38.4 kHz
96 kHz
12.288 MHz
4×
32×
Bypassed
Partially
filtered
11.92 μs
64.45 μs
21.6 kHz
96 kHz
12.288 MHz
4×
32×
2×
Fully filtered
7.57 μs
564.5 μs
19.2 kHz
48 kHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7764BRUZ-REEL7 | IC ADC 24BIT S/D 312KSPS 28TSSOP |
| AD7765BRUZ-REEL7 | IC ADC 24BIT S/D 156KSPS 28TSSOP |
| AD7766BRUZ-RL7 | IC ADC 24BIT 128KSPS SAR 16TSSOP |
| AD7767BRUZ-RL7 | ADC 24BIT 15MW 128KSPS 16TSSOP |
| AD7776ARZ | IC ADC 10BIT 1CHAN HS 24SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7763BSVZ-REEL | 功能描述:IC ADC 24BIT S/D 625KSPS 64-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7764 | 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs |
| AD7764_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 312 kSPS, 109 dB ヒ-ツ ADC with On-Chip Buffers and Serial Interface |
| AD7764BRUZ | 功能描述:IC ADC 24BIT S/D 312KSPS 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7764BRUZ-REEL7 | 功能描述:IC ADC 24BIT S/D 312KSPS 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。