參數(shù)資料
型號: AD7762BSVZ
廠商: Analog Devices Inc
文件頁數(shù): 10/29頁
文件大?。?/td> 0K
描述: IC ADC 24BIT 625KSPS 64TQFP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 24
采樣率(每秒): 625k
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 958mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 64-TQFP-EP(10x10)
包裝: 托盤
輸入數(shù)目和類型: 1 個差分,單極;1 個差分,雙極
Data Sheet
AD7762
Rev. A | Page 17 of 28
The sampling switches SS1 and SS3 are driven by ICLK, whereas
the sampling switches SS2 and SS4 are driven by ICLK. When
ICLK is high, the analog input voltage is connected to CS1. On
the falling edge of ICLK, the SS1 and SS3 switches open, and the
analog input is sampled on CS1. Similarly, when ICLK is low, the
analog input voltage is connected to CS2. On the rising edge of
ICLK, the SS2 and SS4 switches open, and the analog input is
sampled on CS2.
Capacitors CPA, CPB1, and CPB2 represent parasitic capacitances
that include the junction capacitances associated with the MOS
switches.
Table 9. Equivalent Component Values
Mode
CS1
CS2
CPA
CPB1/2
Normal
51 pF
12 pF
20 pF
Low Power
13 pF
12 pF
5 pF
USING THE AD7762
The following is the recommended sequence for powering up
and using the AD7762.
1. Apply power.
2. Start the clock oscillator, applying MCLK.
3. Take RESET low for a minimum of 1 MCLK cycle.
4. Wait a minimum of 2 MCLK cycles after RESET has been
released.
5. Write to Control Register 2 to power up the ADC and the
differential amplifier as required. The correct clock divider
(CDIV) ratio should be programmed now.
6. Write to Control Register 1 to set the output data rate.
7. Wait a minimum of 5 MCLK cycles after CS has been
released.
8. Take SYNC low for a minimum of 4 MCLK cycles, if
required, to synchronize multiple parts.
Data can then be read from the part using the default filter,
offset, gain, and overrange threshold values. The conversion
data read is not valid, however, until the group delay of the filter
has passed. When this has occurred, the DVALID bit read with
the data LSW is set, indicating that the data is indeed valid.
The user can then download a different filter, if required
(see Downloading a User-Defined Filter). Values for gain, offset,
and overrange threshold registers can be written or read at this
stage.
BIAS RESISTOR SELECTION
The AD7762 requires a resistor to be connected between the
RBIAS pin and AGND1. The value for this resistor is dependant
on the reference voltage being applied to the device. The resistor
value should be selected to give a current of 25 A through the
resistor to ground. For a 2.5 V reference voltage, the correct
resistor value is 100 k and for a 4.096 V reference, the correct
resistor value is 160 k.
相關(guān)PDF資料
PDF描述
ICL3222CBZ TRANSMITTER/RCVR RS232 LP 18SOIC
VI-J43-MW-F4 CONVERTER MOD DC/DC 24V 100W
AD7880BRZ IC ADC 12BIT MONO LP 24-SOIC
VE-JNK-MY-F2 CONVERTER MOD DC/DC 40V 50W
VI-J43-MW-F3 CONVERTER MOD DC/DC 24V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7762BSVZ-REEL 功能描述:IC ADC 24BIT 625KSPS 64TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7763 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs
AD7763BCP 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk
AD7763BCPZ 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk
AD7763BSVZ 功能描述:IC ADC 24BIT SRL 625KSPS 64TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極