- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1983 > AD7762BSVZ-REEL (Analog Devices Inc)IC ADC 24BIT 625KSPS 64TQFP PDF資料下載
參數(shù)資料
| 型號： | AD7762BSVZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT 625KSPS 64TQFP |
| 標準包裝： | 1,500 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 625k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 958mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-TQFP 裸露焊盤 |
| 供應商設備封裝： | 64-TQFP-EP（10x10） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個差分，單極；1 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
Data Sheet
AD7762
Rev. A | Page 13 of 28
THEORY OF OPERATION
The AD7762 employs a Σ-Δ conversion technique to convert
the analog input into an equivalent digital word. The modulator
samples the input waveform and outputs an equivalent digital
word to the digital filter at a rate equal to ICLK.
Due to the high oversampling rate, that spreads the
quantization noise from 0 to fICLK, the noise energy contained in
the band of interest is reduced (Figure 22 a). To further reduce
the quantization noise, a high order modulator is employed to
shape the noise spectrum; so that most of the noise energy is
shifted out of the band of interest (Figure 22 b).
The digital filtering that follows the modulator removes the
large out-of-band quantization noise (Figure 22 c) while also
reducing the data rate from fICLK at the input of the filter to
fICLK/8 or less at the output of the filter, depending on the
decimation rate used.
Digital filtering has certain advantages over analog filtering. It
does not introduce significant noise or distortion and can be
made perfectly linear phase.
The AD7762 employs three FIR filters in series. By using
different combinations of decimation ratios and filter selection
and bypassing, data can be obtained from the AD7762 at a large
range of data rates. The first filter receives data from the
modulator at ICLK MHz where it is decimated by four to
output data at ICLK/4 MHz. This partially filtered data can also
be output at this stage. The second filter allows the decimation
rate to be chosen from 4× to 32×. The third filter has a fixed
decimation rate of 2×, is user programmable, and has a default
configuration. It is described in detail in the Programmable FIR
Filter section. This filter can be bypassed.
Table 6 lists some characteristics of the default filter. The group
delay of the filter is defined to be the delay to the center of the
impulse response and is equal to the computation + filter delays.
The delay until valid data is available (the DVALID status bit is
set) is equal to 2× the filter delay + the computation delay.
04975-037
QUANTIZATION NOISE
fICLK\2
BAND OF INTEREST
a.
fICLK\2
NOISE SHAPING
BAND OF INTEREST
b.
fICLK\2
BAND OF INTEREST
DIGITAL FILTER CUTOFF FREQUENCY
c.
Figure 22. Σ-Δ ADC
Table 6. Configuration with Default Filter
ICLK
Frequency
Filter 1
Filter 2
Filter 3
Data State
Computation
Delay
Filter Delay
Pass-Band
Bandwidth
Output Data
Rate (ODR)
20 MHz
4×
2×
Fully filtered
1.775 s
44.4 s
250 kHz
625 kHz
20 MHz
4×
8×
Bypassed
Partially filtered
2.6 s
10.8 s
140.625 kHz
625 kHz
20 MHz
4×
8×
2×
Fully filtered
2.25 s
87.6 s
125 kHz
312.5 kHz
20 MHz
4×
16×
Bypassed
Partially filtered
4.175 s
20.4 s
70.3125 kHz
312.5 kHz
20 MHz
4×
16×
2×
Fully filtered
3.1 s
174 s
62.5 kHz
156.25 kHz
20 MHz
4×
32×
Bypassed
Partially filtered
7.325 s
39.6 s
35.156 kHz
156.25 kHz
20 MHz
4×
32×
2×
Fully filtered
4.65 s
346.8 s
31.25 kHz
78.125 kHz
12.288 MHz
4×
8×
2×
Fully filtered
3.66 s
142.6 s
76.8 kHz
192 kHz
12.288 MHz
4×
16×
2×
Fully filtered
5.05 s
283.2 s
38.4 kHz
96 kHz
12.288 MHz
4×
32×
Bypassed
Partially filtered
11.92 s
64.45 s
21.6 kHz
96 kHz
12.288 MHz
4×
32×
2×
Fully filtered
7.57 s
564.5 s
19.2 kHz
48 kHz
相關PDF資料 |
PDF描述 |
|---|---|
| AD7763BSVZ | IC ADC 24BIT SRL 625KSPS 64TQFP |
| AD7764BRUZ-REEL7 | IC ADC 24BIT S/D 312KSPS 28TSSOP |
| AD7765BRUZ-REEL7 | IC ADC 24BIT S/D 156KSPS 28TSSOP |
| AD7766BRUZ-RL7 | IC ADC 24BIT 128KSPS SAR 16TSSOP |
| AD7767BRUZ-RL7 | ADC 24BIT 15MW 128KSPS 16TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7763 | 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs |
| AD7763BCP | 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk |
| AD7763BCPZ | 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk |
| AD7763BSVZ | 功能描述:IC ADC 24BIT SRL 625KSPS 64TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7763BSVZ-REEL | 功能描述:IC ADC 24BIT S/D 625KSPS 64-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。