- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373915 > AD7731EB (Analog Devices, Inc.) Precision, Zero-Drift Instrumentation Amplifier; Package: SO; No of Pins: 16; Temperature Range: 0°C to +70°C PDF資料下載
參數(shù)資料
| 型號： | AD7731EB |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 運(yùn)動控制電子 |
| 英文描述： | Precision, Zero-Drift Instrumentation Amplifier; Package: SO; No of Pins: 16; Temperature Range: 0°C to +70°C |
| 中文描述： | 低噪聲高通量24位Σ-Δ模數(shù)轉(zhuǎn)換器（411.99十一） |
| 文件頁數(shù)： | 21/44頁 |
| 文件大?。?/td> | 411K |
| 代理商： | AD7731EB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD7731
–21–
REV. 0
CALIBRAT ION OPE RAT ION SUMMARY
T he AD7731 contains a number of calibration options as outlined previously. T able X VI summarizes the calibration types, the op-
erations involved and the duration of the operations. T here are two methods of determining the end of calibration. T he first is to
monitor the hardware
RDY
pin using either interrupt-driven or polling routines. T he second method is to do a software poll of the
RDY
bit in the Status Register. T his can be achieved by setting up the part for continuous reads of the Status Register once a calibra-
tion has been initiated. T he
RDY
pin and
RDY
bit go high on initiating a calibration and return low at the end of the calibration
routine. At this time, the MD2, MD1, MD0 bits of the Mode Register have returned to 0, 0, 0. T he FAST and SK IP bits are treated
as 0 for the calibration sequence so the full filter is always used for the calibration routines. See Calibration section for full details.
T able X VI. Calibration Operations
MD2, MD1,
MD0
Duration to
RDY
Low (CHP = 1)
Duration to
RDY
Low (CHP = 0)
Calibration T ype
Calibration Sequence
Internal Zero-Scale
1, 0, 0
22
×
1/Output Rate 24
×
1/Output Rate
Calibration on internal shorted input with PGA set
for selected input range. T he Offset Calibration
Register for the selected channel is updated at the
end of this calibration sequence. For full self-cali-
bration, this calibration should be preceded by an
Internal Full-Scale calibration. For applications
which require an Internal Zero-Scale and System
Full Scale calibration, this Internal Zero-Scale
calibration should be performed first.
Calibration on internally-generated input full-scale
with PGA set for selected input range. T he Gain
Calibration Register for the selected channel is
updated at the end of this calibration sequence. It is
recommended that internal full-scale calibrations
are performed on the operating input range except
for the 20 mV and 40 mV input ranges where opti-
mum results are achieved by calibrating on the
80 mV range. T his calibration should be followed
by either an Internal Zero-Scale or System Zero-
Scale calibration. T his calibration should be fol-
lowed by either an Internal Zero-Scale or System
Zero-Scale calibration. T his zero-scale calibration
should be performed at the operating input range.
Calibration on externally-applied input voltage with
PGA set for selected input range. T he input applied
is assumed to be the zero-scale of the system. For
full system calibration, this System Zero-Scale
calibration should be performed first. For applica-
tions which require a System Zero-Scale and Inter-
nal Full Scale calibration, this calibration should be
preceded by the Internal Full-Scale calibration. T he
Offset Calibration Register for the selected channel
is updated at the end of this calibration sequence.
Calibration on externally-applied input voltage with
PGA set for selected input range. T he input applied
is assumed to be the full-scale of the system. T his
calibration should be preceded by a System Zero-
Scale or Internal Zero-Scale calibration. T he Gain
Calibration Register for the selected channel is
updated at the end of this calibration sequence.
Internal Full-Scale
1, 0, 1
44
×
1/Output Rate 48
×
1/Output Rate
System Zero-Scale
1, 1, 0
22
×
1/Output Rate 24
×
1/Output Rate
System Full-Scale
1, 1, 1
22
×
1/Output Rate 24
×
1/Output Rate
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7732 | 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC |
| AD7732BRU | 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC |
| AD773A | 10-Bit, 20 MSPS Monolithic A/D Converter |
| AD773AJD | 10-Bit, 20 MSPS Monolithic A/D Converter |
| AD773AKD | 10-Bit, 20 MSPS Monolithic A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7732 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC |
| AD7732BRU | 功能描述:IC ADC 24BIT 2-CH 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7732BRU-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 15.437ksps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.437KSPS 24BIT SERL 28TSSOP - Tape and Reel |
| AD7732BRU-REEL7 | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 15.437ksps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.437KSPS 24BIT SERL 28TSSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:2 DIFF CH :10V INPUT, 28-BIT SD ADC - Tape and Reel |
| AD7732BRUZ | 功能描述:IC ADC 24BIT 2-CH 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。