TA = –40 C to +105 C" />
參數(shù)資料
型號(hào): AD7729ARZ-RL
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 11/16頁(yè)
文件大?。?/td> 0K
描述: IC ADC 15BIT DUAL W/DAC 28SOIC
標(biāo)準(zhǔn)包裝: 1,000
類(lèi)型: ADC,DAC
分辨率(位): 15 b
采樣率(每秒): 270.8k
數(shù)據(jù)接口: 串行
電壓電源: 模擬和數(shù)字
電源電壓: 2.7 V ~ 3.3 V
工作溫度: -40°C ~ 105°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 28-SOIC
包裝: 帶卷 (TR)
AD7729
–4–
REV. 0
TIMING CHARACTERISTICS
Limit at
Parameter
TA = –40 C to +105 C
Units
Description
AUXILIARY FUNCTIONS
Clock Signals
See Figure 2.
t1
76
ns min
MCLK Period
t2
30.4
ns min
MCLK Width Low
t3
30.4
ns min
MCLK Width High
t4
t1
ns min
ASCLK Period. See Figures 4 and 6.
t5
0.4
× t
1
ns min
ASCLK Width Low
t6
0.4
× t
1
ns min
ASCLK Width High
t10
20
ns min
ASDI/ASDIFS Setup Before ASCLK Low
t11
10
ns min
ASDI/ASDIFS Hold After ASCLK Low
t12
15
ns max
ASDOFS Delay from ASCLK High
t13
0
ns min
ASDOFS Hold After ASCLK High
t14
0
ns min
ASDO Hold After ASCLK High
t15
15
ns max
ASDO Delay from ASCLK High
t16
10
ns min
ASDIFS Low to ASDI LSB Read by ASPORT
t17
t4 + 15
ns min
Interval Between Consecutive ASDIFS Pulses
Receive Section
Clock Signals
See Figures 5 and 7.
t7
t1
ns min
BSCLK Period
t8
0.4
× t
1
ns min
BSCLK Width Low
t9
0.4
× t
1
ns min
BSCLK Width High
t18
20
ns min
BSDI/BSDIFS Setup Before BSCLK Low
t19
10
ns min
BSDI/BSDIFS HoldAfter BSCLK Low
t20
15
ns max
BSDOFS Delay from BSCLK High
t21
0
ns min
BSDOFS Hold After BSCLK High
t22
0
ns min
BSDO Hold After BSCLK High
t23
15
ns max
BSDO Delay from BSCLK High
t24
10
ns min
BSDIFS Low to ASDI LSB Read by BSPORT
t25
t7 + 15
ns min
Interval Between Consecutive BSDIFS Pulses
ASCLK = MCLK/(2
× ASCLKRATE). ASCLKRATE can have a value from 0 . . . 1023. When ASCLKRATE = 0, ASCLK = 13 MHz.
BSCLK = MCLK/(2
× BSCLKRATE). BSCLKRATE can have a value from 0 . . . 1023. When BSCLKRATE = 0, BSCLK = 13 MHz.
Specifications subject to change without notice.
(AVDD1 = AVDD2 = +3 V
10%; DVDD1 = DVDD2 = +3 V
10%; AGND = DGND = 0 V;
TA = TMIN to TMAX, unless otherwise noted)
Table II. Receive Section Signal Ranges
Baseband Section
Signal Range
VREFCAP
1.3 V
± 5%
VREFOUT
1.3 V
± 10%
ADC
ADC Signal Range
2 VREFCAP
VBIAS
Differential Input
VREFCAP/2 to (AVDD1 – VREFCAP/2)
Single-Ended Input
VREFCAP to (AVDD1 – VREFCAP)
Signal Range
Differential
VBIAS
± V
REFCAP/2
Single-Ended
VBIAS
± V
REFCAP
Table III. Auxiliary Section Signal Ranges
AUXDAC
Signal Range
Output Code
Code 000
2/32
× V
REFCAP
Code 3FF
2 VREFCAP
相關(guān)PDF資料
PDF描述
VE-20R-MY-S CONVERTER MOD DC/DC 7.5V 50W
AD7729ARUZ-REEL7 IC ADC 15BIT DUAL W/DAC 28TSSOP
VE-20J-MY-S CONVERTER MOD DC/DC 36V 50W
AD7729ARUZ-REEL IC ADC 15BIT DUAL W/DAC 28TSSOP
V375B28M300BG3 CONVERTER MOD DC/DC 28V 300W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7730 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Bridge Transducer ADC
AD7730_12 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Bridge Transducer ADC
AD7730BN 功能描述:IC ADC TRANSDUCER BRIDGE 24-DIP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
AD7730BNZ 功能描述:IC ADC TRANSDUCER BRIDGE 24-DIP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
AD7730BR 功能描述:IC ADC BRIDGE TRANSDUCER 24-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)