- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗1892 > AD7729ARU (Analog Devices Inc)IC ADC 15BIT DUAL W/DAC 28-TSSOP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉(h脿o)锛� | AD7729ARU |
| 寤犲晢锛� | Analog Devices Inc |
| 鏂囦欢闋�(y猫)鏁�(sh霉)锛� | 4/16闋�(y猫) |
| 鏂囦欢澶у皬锛� | 0K |
| 鎻忚堪锛� | IC ADC 15BIT DUAL W/DAC 28-TSSOP |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 1 |
| 椤炲瀷锛� | ADC锛孌AC |
| 鍒嗚鲸鐜囷紙浣嶏級锛� | 15 b |
| 閲囨ǎ鐜囷紙姣忕锛夛細 | 270.8k |
| 鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� | 涓茶 |
| 闆诲闆绘簮锛� | 妯℃摤鍜屾暩(sh霉)瀛� |
| 闆绘簮闆诲锛� | 2.7 V ~ 3.3 V |
| 宸ヤ綔婧害锛� | -40°C ~ 105°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 28-TSSOP锛�0.173"锛�4.40mm 瀵級 |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 28-TSSOP |
| 鍖呰锛� | 绠′欢 |
绗�1闋�(y猫)绗�2闋�(y猫)绗�3闋�(y猫)鐣�(d膩ng)鍓嶇4闋�(y猫)绗�5闋�(y猫)绗�6闋�(y猫)绗�7闋�(y猫)绗�8闋�(y猫)绗�9闋�(y猫)绗�10闋�(y猫)绗�11闋�(y猫)绗�12闋�(y猫)绗�13闋�(y猫)绗�14闋�(y猫)绗�15闋�(y猫)绗�16闋�(y猫)
AD7729
鈥�12鈥�
REV. 0
Figure 18 shows a flow diagram for calibration of the receive
section.
TSETTLE
RxDELAY1
10
CONNECT ADC INPUTS
SHORT ADC INPUTS
TSETTLE
RxDELAY1
TCALIBRATE
RxON
0
1
10
RxDELAY2
RESETS TO ZERO
CAN HAVE A VALUE
OF 0...255
48 MCLKs
COUNTER RESETS TO 36
(36
48 MCLKs) TO ALLOW
FOR FILTER SETTLING TIME
40
48 MCLK
RxREADY
RESETS TO ZERO. CAN HAVE A
VALUE OF 0...255
48 MCLKs
RxAUTOCAL
RxEXTCAL
Figure 18. Receive Offset Adjust
Auxiliary Control Functions
The AD7729 also contains an auxiliary DAC that may be used
for AGC. This 10-bit DAC consists of high impedance current
sources, designed to operate at very low currents while main-
taining its dc accuracy. The DAC is buffered by an output am-
plifier and allows a load of 10 k
.
The DAC has a specified output range of 2
脳 V
REFCAP /32 to 2
脳
VREFCAP. The analog output is:
2 VREFCAP/32 + (2 VREFCAP 鈥� 2 VREFCAP/32)
脳 DAC/1023
where DAC is the 10-bit digital word loaded into the DAC
register.
To perform a conversion, the DAC is first powered up using the
AUXDACON bit in control register ACRA. After power-up,
10
s are required for the AUXDAC circuitry to settle. The
AUXDAC is loaded by writing to register AUXDAC. When
the AUXDAC is in power-down mode, the AUXDAC register
will retain its contents. When the AUXDAC is reset, the
AUXDAC register will be set to all zeroes, leading to a voltage
of 2
脳 V
REFCAP/32 on the analog output.
Voltage Reference
The reference of the AD7729, REFCAP, is a bandgap reference
which provides a low noise, temperature compensated reference
to the IQ receive ADCs and the AUXDAC. The reference is
also made available on the REFOUT pin. The reference has a
value of 1.3 V nominal.
When the AD7729 is powered down, the reference can also be
powered down. Alternatively, by setting bit LP to 1, the refer-
ence remains powered up. This is useful as the power-up time
for the receive section and auxiliary converter is reduced since
the reference does not require time to power up and settle.
Baseband and Auxiliary Serial Ports (BSPORT and ASPORT)
Both the baseband and auxiliary SPORTs are DSP compatible
serial ports which provide access to the 27 on-chip registers as
illustrated in Table IV.
Since some registers are accessible over both the auxiliary and
baseband SPORTs, the user can decide which registers will be
accessible over which SPORT, this feature providing maximum
flexibility for the system designer. The user also has the ability
to adjust the frequency of the SCLKs in each SPORT, which is
useful for power dissipation minimization. Furthermore, it is
possible for the user to access all the ADC and AUXDAC con-
trol registers over one SPORT, the other SPORT being disabled
by tying its serial port enable (SE) low. This feature is useful
when the user has only one SPORT available for communica-
tion with the AD7729.
Resetting the AD7729
The pin RESETB resets all the control registers. All registers
except ASCLKRATE and BSCLKRATE are reset to zero. On
reset, ASCLKRATE and BSCLKRATE are set to 4 so that the
frequency of ASCLK and BSCLK is MCLK/8. As well as reset-
ting the control registers using the reset pin, these registers can
be reset using the reset bits in the baseband and auxiliary regis-
ters. All the auxiliary registers can be reset by taking the bit
ARESET in control register ACRB high. The baseband registers
can be reset by taking bit BRESET in baseband control register
BCRA high. This is illustrated in Table IV. After resetting, the
bits ARESET and BRESET will reset to zero. A reset using
ARESET or BRESET requires 4 MCLK cycles. The registers
ARDADDR, BRDADDR, ASCLKRATE, and BSCLKRATE
can only be reset using the reset pin RESETB鈥攖hese registers
cannot be reset using the above mentioned bits. A system reset
(using BRESET) requires eight MCLK cycles.
The functions of the control register bits are summarized in
Table IV to Table X.
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| AD7746ARUZ | IC CONV 2CH CAP TO DGTL 16-TSSOP |
| AD7747ARUZ-REEL7 | IC CONV CAP TO DIG 24BIT 16TSSOP |
| AD7808BR | IC DAC 10BIT 3.3V OCTAL 24-SOIC |
| AD7849CR | IC DAC 16BIT SRL INP 20-SOIC |
| AD7868BNZ | IC I/O PORT 12BIT ANLG 24-DIP |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| AD7729ARU-REEL | 鍔熻兘鎻忚堪:IC ADC 15BIT DUAL W/DAC 28-TSSOP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - ADCs/DAC - 灏堢敤鍨� 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:50 绯诲垪:- 椤炲瀷:鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)锛圖AS锛� 鍒嗚鲸鐜囷紙浣嶏級:16 b 閲囨ǎ鐜囷紙姣忕锛�:21.94k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:MICROWIRE?锛孮SPI?锛屼覆琛�锛孲PI? 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 闆绘簮闆诲:1.8 V ~ 3.6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:40-WFQFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:40-TQFN-EP锛�6x6锛� 鍖呰:鎵樼洡 |
| AD7729ARU-REEL7 | 鍔熻兘鎻忚堪:IC ADC 15BIT DUAL W/DAC 28-TSSOP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - ADCs/DAC - 灏堢敤鍨� 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:50 绯诲垪:- 椤炲瀷:鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)锛圖AS锛� 鍒嗚鲸鐜囷紙浣嶏級:16 b 閲囨ǎ鐜囷紙姣忕锛�:21.94k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:MICROWIRE?锛孮SPI?锛屼覆琛岋紝SPI? 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 闆绘簮闆诲:1.8 V ~ 3.6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:40-WFQFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:40-TQFN-EP锛�6x6锛� 鍖呰:鎵樼洡 |
| AD7729ARUZ | 鍔熻兘鎻忚堪:IC ADC 15BIT DUAL W/DAC 28TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - ADCs/DAC - 灏堢敤鍨� 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:50 绯诲垪:- 椤炲瀷:鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)锛圖AS锛� 鍒嗚鲸鐜囷紙浣嶏級:16 b 閲囨ǎ鐜囷紙姣忕锛�:21.94k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:MICROWIRE?锛孮SPI?锛屼覆琛�锛孲PI? 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 闆绘簮闆诲:1.8 V ~ 3.6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:40-WFQFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:40-TQFN-EP锛�6x6锛� 鍖呰:鎵樼洡 |
| AD7729ARUZ-REEL | 鍔熻兘鎻忚堪:IC ADC 15BIT DUAL W/DAC 28TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - ADCs/DAC - 灏堢敤鍨� 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:50 绯诲垪:- 椤炲瀷:鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)锛圖AS锛� 鍒嗚鲸鐜囷紙浣嶏級:16 b 閲囨ǎ鐜囷紙姣忕锛�:21.94k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:MICROWIRE?锛孮SPI?锛屼覆琛�锛孲PI? 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 闆绘簮闆诲:1.8 V ~ 3.6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:40-WFQFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:40-TQFN-EP锛�6x6锛� 鍖呰:鎵樼洡 |
| AD7729ARUZ-REEL7 | 鍔熻兘鎻忚堪:IC ADC 15BIT DUAL W/DAC 28TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - ADCs/DAC - 灏堢敤鍨� 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:50 绯诲垪:- 椤炲瀷:鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)锛圖AS锛� 鍒嗚鲸鐜囷紙浣嶏級:16 b 閲囨ǎ鐜囷紙姣忕锛�:21.94k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:MICROWIRE?锛孮SPI?锛屼覆琛�锛孲PI? 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 闆绘簮闆诲:1.8 V ~ 3.6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:40-WFQFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:40-TQFN-EP锛�6x6锛� 鍖呰:鎵樼洡 |
鐧�(f膩)甯冪穵鎬ラ噰璩�(g貌u)锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
