- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373915 > AD7721 (Analog Devices, Inc.) CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC PDF資料下載
參數(shù)資料
| 型號： | AD7721 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| 中文描述： | 的CMOS 16位，468.75千赫，Σ-Δ模數(shù)轉換器 |
| 文件頁數(shù)： | 7/16頁 |
| 文件大小： | 259K |
| 代理商： | AD7721 |
AD7721
REV. A
–7–
Parallel Mode Only
Mnemonic
Function
CS
RD
WR
DRDY
Chip Select Logic Input.
Read Logic Input. T his digital input is used in conjunction with
CS
to read data from the device.
Write Logic Input. T his digital input is used in conjunction with
CS
to write data to the control register.
In parallel interface mode, a falling edge on
DRDY
indicates that new data is available to be read from the
interface. During a synchronization or calibration cycle,
DRDY
remains high until valid data is available.
T he function of this pin is determined by the state of bit DB3 in the control register. Writing a logic zero to
bit DB3 will program this pin to be a DVAL output. Writing a logic one to bit DB3 will program this pin to
be a
SYNC
input pin.
A rising edge on
SYNC
starts the synchronization cycle.
SYNC
must be pulsed low for at least one clock
cycle.
When switching this pin from
SYNC
mode to DVAL mode, it is important that there are no rising edges on
the pin which could cause resynchronization. For this purpose, an internal pull-up resistor has been included
on this pin. T hus, when the external driver driving this pin in
SYNC
mode is switched off, the DVAL/
SYNC
pin remains high.
T hese pins are both data outputs and control register inputs. Output data is placed on these pins by taking
RD
and
CS
low. Data on these pins is read into the control register by toggling
WR
low with
CS
low. With
RD
high, these pins are high impedance.
DVAL/
SYNC
SDAT A/DB11–
ST BY/DB0
Control functions such as CAL,
UNI
and ST BY, which are available as pins in serial mode, are available as bits in parallel mode.
T able I lists the contents of the control register onboard the AD7721. T his register is written to in parallel mode using the
WR
pin.
T able I. Function of Control Register Bits
Control
Register
Bit
Logical
State
Function
Mode
DB0
ST BY
0
1
0
1
Normal Operation.
Power-Down (Standby) Mode.
Normal Operation.
Writing a Logic “1” to this bit starts a calibration cycle. Internal logic resets this bit to zero at the end of
calibration.
Unipolar Mode.
Bipolar Mode.
Sets DVAL/
SYNC
Pin to DVAL Mode.
Sets DVAL/
SYNC
Pin to
SYNC
Mode.
T his bit is used for testing the AD7721. A logic low MUST be written into this bit for normal
operation.
DB1
CAL
DB2
UNI
0
1
0
1
0
DB3
DVAL/
SYNC
DB9
相關PDF資料 |
PDF描述 |
|---|---|
| AD7721AN | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| AD7721AR | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| AD7721SQ | CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC |
| AD7722 | 16-Bit, 195 kSPS CMOS, Sigma-Delta ADC |
| AD7722AS | 16-Bit, 195 kSPS CMOS, Sigma-Delta ADC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7721AN | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 468.75ksps 16-bit Parallel/Serial 28-Pin PDIP W |
| AD7721ANZ | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 468.75ksps 16-bit Parallel/Serial 28-Pin PDIP W |
| AD7721AR | 功能描述:IC ADC 16BIT SIGMA-DELTA 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7721AR-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 468.75ksps 16-bit Parallel/Serial 28-Pin SOIC W T/R |
| AD7721ARZ | 功能描述:IC ADC 16BIT SIGMA-DELTA 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。