- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1983 > AD7716BSZ (Analog Devices Inc)IC ADC 22BIT SIGMA-DELTA 44-MQFP PDF資料下載
參數(shù)資料
| 型號： | AD7716BSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 22BIT SIGMA-DELTA 44-MQFP |
| 標準包裝： | 1 |
| 位數(shù)： | 22 |
| 采樣率（每秒）： | 2.23k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 功率耗散（最大）： | 50mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-QFP |
| 供應(yīng)商設(shè)備封裝： | 44-MQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 4 個單端，雙極 |
REV. A
AD7716
–14–
MICROPROCESSOR INTERFACING
Interfacing the AD7716 to the ADSP-2100 Family
The ADSP-2100 family of microcomputers from Analog De-
vices are high speed, high performance digital signal processors.
Many members of the family have serial ports (known as
SPORTs) which are compatible with the AD7716. These in-
clude the ADSP-2101, ADSP-2105, ADSP-2111 and ADSP-
2115. Full details of these are available in the ADSP-2100
Family User’s Manual available from Analog Devices.
Figure 8 shows the hardware interface between two AD7716s
and SPORT 0 of the ADSP-2101 DSP. This yields a very effi-
cient 8-channel data acquisition system. The AD7716 is set up
for slave interface mode by tying the MODE pin high. This
means that the ADSP-2101 is the master in the system and sup-
plies the necessary frame synchronization and SCLK Signals to
the AD7716s when writing to and reading from the device.
On power up, the user should write to the AD7716 control reg-
ister in order to set the filter cutoff frequencies. The appropri-
ate SPORT 0 Control Register (0
3FF6) setting is “7EC7.”
This sets the transmit section for alternate inverted framing with
a word length of 8 bits. Two 8-bit words should then be written
to each AD7716 to program the filter cutoff frequencies. The
control register programming model is given in Table II. Note
that the LSB (DB0) must be loaded first as in the timing dia-
gram of Figure 2.
When the write operation is complete, a reset pulse should be
applied to both devices. This ensures that the sampling and in-
terface timing of the device are synchronized. The reset can be
under DSP control, in which case a flag output could be used.
After reset, the processor should jump to the read routine. For
this read routine, there are several registers that need to be set.
The SPORT0 Control Register setting is “7FCF.” This sets the
receive section for internal SCLK, continuous receive with al-
ternate inverted framing.
The SPORT0 SCLKDIV Register (0
3FF5) determines the
SCLK frequency from the ADSP-2101. With “0000” loaded,
the SCLK output is at its maximum (1/2 the master clock of
12.5 MHz).
In normal operation, a SPORT generates an interrupt when it
has received a data word. Autobuffering provides a mechanism
for receiving or transmitting an entire block of serial data before
an interrupt is generated. Service routines can operate on the
entire block of data, rather than on a single word, reducing over-
head significantly. This is ideal for use with a device like the
AD7716 where there is a requirement to read many bits of data
(256 in this case) for each sampling instant. The SPORT0
Autobuffer Control Register (0
3FF3) is loaded with “0001”
to enable the Receive Autobuffering.
The SPORT0 RFSDIV Register (0
3FF4) should be set to
the minimum value of “000F.” Finally the IRQ2 interrupt
should be enabled.
The DSP will now wait for an interrupt from the AD7716. This
interrupt is generated by the AD7716 DRDY line going low. If
the interrupt service routine is set for autobuffered mode with a
length of 16 (16-bit) words, then the DSP will read in the 256
bits from the two AD7716s in one continuous stream and then
stop. The data from the two devices will be contained in the
designated data memory area and the DSP can now go and op-
erate on this as is necessary. Note that, because of the ADSP-
2101 framing, a one-bit shift left will be necessary on the data in
memory. For 16 data words, this will require 22 instruction
cycles.
ADSP-2101
CASCIN
A0 A1 A2
RESET
CASCOUT
MODE
TFS
SDATA
RFS
SCLK
AD7716 #1
CASCIN
A0 A1 A2
RESET
SDATA
SCLK
AD7716 #2
RESET
CONTROL
+5V
SCLK
TFS
DT
DR
IRQ2 (–VE EDGE TRIGGERED)
RFS
DRDY
TFS
RFS
DRDY
CASCOUT
MODE
+5V
4.7k
4.7k
+5V
Figure 8. 8-Channel Data Acquisition System Using the ADSP-2101 Digital Signal Processor
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7718BRU-REEL7 | IC ADC 24BIT R-R 8/10CH 28-TSSOP |
| AD7719BRZ | IC ADC 16BIT 24BIT DUAL 28SOIC |
| AD7720BRU | IC MODULATOR SIGMA-DELTA 28TSSOP |
| AD7721AR | IC ADC 16BIT SIGMA-DELTA 28-SOIC |
| AD7722ASZ | IC ADC 16BIT 195KSPS 44-MQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7716-DF | 功能描述:IC ADC 22BIT SIGMA-DELTA 制造商:analog devices inc. 系列:- 零件狀態(tài):上次購買時間 標準包裝:1 |
| AD7718 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/10-Channel, Low Voltage, Low Power, ADCs |
| AD7718BR | 功能描述:IC ADC 24BIT R-R 8/10CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7718BR-REEL | 功能描述:IC ADC 24BIT R-R 8/10CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7718BR-REEL7 | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 1.365ksps 24-bit Serial 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 1.365KSPS 24BIT SERL 28SOIC W - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:4/5 CHNL DIFF OR 8/10 CHNL 24-BIT ADC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。