- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1982 > AD7709ARU (Analog Devices Inc)IC ADC 16BIT SIGMA-DELTA 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7709ARU |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT SIGMA-DELTA 24TSSOP |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 62 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 105 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 3.75mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個差分，單極；2 個差分，雙極；4 個偽差分，單極；4 個偽差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. A
AD7709
–18–
Table VIII. Filter Register Bit Designations
Table IX. Update Rate vs. SF WORD
SF (Dec)
SF (Hex)
fADC (Hz)
tADC (ms)
13
0D
105.3
9.52
69
45
19.79
50.34
255
FF
5.35
186.77
Table VII. Configuration Register Bit Designations (continued)
Bit
Location
Name
Description
CONFIG3
UNI
Unipolar/Bipolar Operation Selection Bit.
Set by the user to enable unipolar operation. In this mode, the device uses straight binary output coding
i.e., 0 differential input will generate a result of 0000h and a full-scale differential input will generate a
code of FFFFh.
Cleared by the user to enable pseudo-bipolar operation. The device uses offset binary coding, i.e., a nega-
tive full-scale differential input will result in a code of 0000h, a 0 differential input will generate a code of
8000h, while a positive full-scale differential input will result in a code of FFFFh.
CONFIG2
RN2
This bit is used in conjunction with RN1 and RN0 to select the analog input range as shown below.
CONFIG1
RN1
This bit is used in conjunction with RN2 and RN0 to select the analog input range as shown below.
CONFIG0
RN0
This bit is used in conjunction with RN2 and RN1 to select the analog input range as shown below.
Filter Register (A1, A0 = 1, 0; Power-On-Reset = 45h)
The Filter Register is an 8-bit register from which data can be
read or to which data can be written. This register determines
the amount of averaging performed by the sinc filter. Table VIII
outlines the bit designations for the Filter Register. FR7 through
FR0 indicate the bit location, FR denoting the bits are in the
Filter Register. FR7 denotes the first bit of the data stream. The
number in brackets indicates the power-on/reset default status
of that bit. The number in this register is used to set the decima-
tion factor and thus the output update rate for the ADC. The
Filter Register cannot be written to by the user while the ADC
is active. The update rate is calculated as follows:
f
SF
f
ADC
MOD
=
1
3
1
8
where:
fADC is the ADC output update rate.
fMOD is the Modulator Clock Frequency = 32.768 kHz.
SF is the decimal value written to the SF Register.
The allowable range for SF is 13dec to 255dec. Examples of SF
values and corresponding conversion rate (fADC) and time (tADC)
are shown in Table IX. It should also be noted that the ADC
input channel is chopped to minimize offset errors. This means
that the time for a single conversion or the time to the first con-
version result is 2
tADC.
ADC Data Result Register (A1, A0 = 1, 1; Power-On-Reset =
0000h)
The conversion result is stored in the ADC Data Register (DATA).
This register is 16-bits wide. This is a read-only register. On
completion of a read from this register, the RDY bit in the
Status Register is cleared.
7
R
F6
R
F5
R
F4
R
F3
R
F2
R
F1
R
F0
R
F
)
0
(
7
F
S)
1
(
6
F
S)
0
(
5
F
S)
0
(
4
F
S)
0
(
3
F
S)
1
(
2
F
S)
0
(
1
F
S)
1
(
0
F
S
RN2
RN1
RN0
Selected ADC Input Range (VREF = 2.5 V)
00
0
±20 mV
00
1
±40 mV
01
0
±80 mV
01
1
±160 mV
10
0
±320 mV
10
1
±640 mV
11
0
±1.28 V
11
1
±2.56 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7710AQ | IC ADC 24BIT DIFF INP 24-CDIP |
| AD7711AAR | IC ADC 24BIT RTD I SOURCE 24SOIC |
| AD7711AN | IC ADC 24BIT RTD I SOURCE 24-DIP |
| AD7712AR | IC ADC SIGNAL COND LC2MOS 24SOIC |
| AD7713AN | IC ADC 24BIT SIGMA-DELTA 24-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7709ARU-REEL | 功能描述:IC ADC 16BIT SIGMA-DELTA 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7709ARU-REEL7 | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 105sps 16-bit Serial 24-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 0.105KSPS 16BIT SERL 24TSSOP - Tape and Reel |
| AD7709ARUZ | 功能描述:IC ADC 16BIT SIGMA-DELTA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7709ARUZ-REEL7 | 功能描述:IC ADC 16BIT SIGMA-DELTA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7709BR | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit Sigma Delta ADC with Current Sources, Switchable Reference Inputs and I/O Port |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。