VDD = 2.7 V to 5.25 V; GND =" />
參數(shù)資料
型號(hào)： AD7706BNZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 43/44頁(yè)
文件大?。?/td> 0K
描述： IC ADC 16BIT 3CHAN 16DIP
標(biāo)準(zhǔn)包裝： 25
位數(shù)： 16
采樣率（每秒）： 500
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 1mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 通孔
封裝/外殼： 16-DIP（0.300"，7.62mm）
供應(yīng)商設(shè)備封裝： 16-PDIP
包裝： 管件
輸入數(shù)目和類(lèi)型： 3 個(gè)偽差分，單極; 3 個(gè)偽差分，雙極
產(chǎn)品目錄頁(yè)面： 778 (CN2011-ZH PDF)
配用： EVAL-AD7706EBZ-ND - BOARD EVALUATION FOR AD7706
AD7705/AD7706
Rev. C | Page 8 of 44
TIMING CHARACTERISTICS
VDD = 2.7 V to 5.25 V; GND = 0 V; fCLKIN = 2.4576 MHz; Input Logic 0 = 0 V, Logic 1 = VDD, unless otherwise noted.
Table 2. Timing Characteristics1, 2
Parameter
Limit at TMIN, TMAX
(B Version)
Unit
Conditions/Comments
fCLKIN3, 4
400
kHz min
Master clock frequency (crystal oscillator or externally supplied)
2.5
MHz max
For specified performance
tCLKIN LO
0.4 × tCLKIN
ns min
Master clock input low time, tCLKIN = 1/fCLKIN
tCLKIN HI
0.4 × tCLKIN
ns min
Master clock input high time
t1
500 × tCLKIN
ns nom
DRDY high time
t2
100
ns min
RESET pulse width
Read Operation
t3
0
ns min
DRDY to CS setup time
t4
120
ns min
CS falling edge to SCLK rising edge setup time
t55
0
ns min
SCLK falling edge to data valid delay
80
ns max
VDD = 5 V
100
ns max
VDD = 3.0 V
t6
100
ns min
SCLK high pulse width
t7
100
ns min
SCLK low pulse width
t8
0
ns min
CS rising edge to SCLK rising edge hold time
10
ns min
Bus relinquish time after SCLK rising edge
60
ns max
VDD = 5 V
100
ns max
VDD = 3.0 V
t10
100
ns max
SCLK falling edge to DRDY high7
Write Operation
t11
120
ns min
CS falling edge to SCLK rising edge setup time
t12
30
ns min
Data valid to SCLK rising edge setup time
t13
20
ns min
Data valid to SCLK rising edge hold time
t14
100
ns min
SCLK high pulse width
t15
100
ns min
SCLK low pulse width
t16
0
ns min
CS rising edge to SCLK rising edge hold time
1 Sample tested at 25°C to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2 See Figure 19 and Figure 20.
3 The fCLKIN duty cycle range is 45% to 55%. fCLKIN must be supplied whenever the AD7705/AD7706 are not in standby mode. If no clock is present, the devices can draw
higher current than specified, and possibly become uncalibrated.
4 The AD7705/AD7706 are production tested with fCLKIN at 2.4576 MHz (1 MHz for some IDD tests). They are guaranteed by characterization to operate at 400 kHz.
5 These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the VOL or VOH limits.
6 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
7
DRDY returns high upon completion of the first read from the device after an output update. The same data can be reread while DRDY is high, but care should be
taken that subsequent reads do not occur close to the next output update.
TO OUTPUT
PIN
50pF
ISINK (800μA AT VDD = 5V
100
μA AT V
DD = 3V)
1.6V
ISOURCE (200μA AT VDD = 5V
100mA AT VDD = 3V)
01166-002
Figure 2. Load Circuit for Access Time and Bus Relinquish Time
相關(guān)PDF資料
PDF描述
MS3102E20-19P CONN RCPT 3POS BOX MNT W/PINS
VI-B50-IV-F3 CONVERTER MOD DC/DC 5V 150W
VE-J4L-MW-F3 CONVERTER MOD DC/DC 28V 100W
MS3102R22-17S CONN RCPT 9POS BOX MNT W/SCKT
AD7472ARZ IC ADC 12BIT PARALLEL 24SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7706BNZ1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs
AD7706BR 功能描述:IC ADC 16BIT 3CH 16-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7706BR-REEL 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 500sps 16-bit Serial 16-Pin SOIC W T/R
AD7706BR-REEL7 功能描述:IC ADC 16BIT 3CH 16-SOIC T/R RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極
AD7706BRU 功能描述:IC ADC 16BIT 3CH 16-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*