- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1982 > AD7699BCPZRL7 (Analog Devices Inc)IC ADC 8CH 16BIT 500KSPS 20LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7699BCPZRL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 8CH 16BIT 500KSPS 20LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 500k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 32mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 20-LFCSP-VQ |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個(gè)單端，單極；4 個(gè)差分，單極；4 個(gè)差分，雙極；4 個(gè)偽差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
AD7699
Rev.
| Page 23 of 28
READ/WRITE SPANNING CONVERSION WITHOUT
A BUSY INDICATOR
This mode is used when the AD7699 is connected to any host
using an SPI, serial port, or FPGA. The connection diagram is
shown in Figure 36, and the corresponding timing is given in
Figure 37. For SPI, the host should use CPHA = CPOL = 0.
Reading/writing spanning conversion is shown, which covers
all three modes detailed in the Digital Interface section. For this
mode, the host must generate the data transfer based on the
conversion time. For an interrupt driven transfer, refer to the
next section, which uses a busy indicator.
A rising edge on CNV initiates a conversion, forces SDO to
high impedance, and ignores data present on DIN. After a
conversion is initiated, it continues until completion irrespective
of the state of CNV. CNV must be returned high before the safe
data transfer time, tDATA, and then held high beyond the conver-
sion time, tCONV, to avoid generation of the busy signal indicator.
After the conversion is complete, the AD7699 enters the acquisi-
tion phase and powers down. When the host brings CNV low
after tCONV (max), the MSB is enabled on SDO. The host also
must enable the MSB of CFG at this time (if necessary) to begin
the CFG update. While CNV is low, both a CFG update and a
data readback take place. The first 14 SCK rising edges are used
to update the CFG, and the first 15 SCK falling edges clock out
the conversion results starting with MSB 1. The restriction
for both configuring and reading is that they both must occur
before the tDATA time of the next conversion elapses. All 14 bits
of CFG[13:0] must be written, or they are ignored. In addition,
if the 16-bit conversion result is not read back before tDATA elapses,
it is lost.
The SDO data is valid on both SCK edges. Although the rising
edge can be used to capture the data, a digital host using the
SCK falling edge allows a faster reading rate, provided it has an
acceptable hold time. After the 16th (or 30th) SCK falling edge, or
when CNV goes high (whichever occurs first), SDO returns to
high impedance.
If CFG readback is enabled, the CFG associated with the conver-
sion result is read back MSB first following the LSB of the
conversion result. A total of 30 SCK falling edges is required to
return SDO to high impedance if this is enabled.
MISO
MOSI
SCK
SS
CNV
FOR SPI USE CPHA = 0, CPOL = 0.
SCK
SDO
DIN
AD7699
DIGITAL HOST
07
35
4-
03
4
Figure 36. Connection Diagram for the AD7699 Without a Busy Indicator
UPDATE (n)
CFG/SDO
UPDATE (n + 1)
CFG/SDO
ACQUISITION (n)
ACQUISITION
(n + 1)
ACQUISITION
(n – 1)
MSB MSB – 1
1
2
BEGIN DATA (n – 1)
BEGIN CFG (n + 1)
CFG
MSB
CFG
MSB – 1
LSB + 1
14
15
SEE NOTE
NOTES
1. THE LSB IS FOR CONVERSION RESULTS OR THE CONFIGURATION REGISTER CFG (n – 1) IF.
15 SCK FALLING EDGES = LSB OF CONVERSION RESULTS.
29 SCK FALLING EDGES = LSB OF CONFIGURATION REGISTER.
ON THE 16TH OR 30TH SCK FALLING EDGE, SDO IS DRIVEN TO HIGH IMPENDANCE.
16/
30
CONVERSION (n)
RETURN CNV HIGH
FOR NO BUSY
END DATA (n – 1)
END CFG (n + 1)
CFG
LSB
X
>
tCONV
LSB
SCK
CNV
DIN
SDO
LSB + 1
14
15
16/
30
CONVERSION (n – 1)
RETURN CNV HIGH
FOR NO BUSY
END DATA (n – 2)
END CFG (n)
CFG
LSB
X
tCONV
tDATA
tCNVH
tDATA
tDIS
tEN
tDSDO
tHSDO
tHDIN
tSDIN
tCLSCK
tEN
tSCK
tSCKH
tSCKL
tDIS
tCONV
LSB
07
35
4-
03
5
tACQ
tCYC
(QUIET
TIME)
(QUIET
TIME)
Figure 37. Serial Interface Timing for the AD7699 Without a Busy Indicator
B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7701BN | IC ADC 16BIT LC2MOS MONO 20-DIP |
| AD7703BN | IC ADC 20BIT LC2MOS 20-DIP |
| AD7706BN | IC ADC 16BIT 3CH 16-DIP |
| AD7707BRU | IC ADC 16BIT 3CH 20-TSSOP |
| AD7709ARU | IC ADC 16BIT SIGMA-DELTA 24TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7701 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS 16-Bit A/D Converter |
| AD7701AN | 功能描述:IC ADC 16BIT LC2MOS 20-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7701ANZ | 功能描述:IC ADC 16BIT LC2MOS 20-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7701AQ | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS 16-Bit A/D Converter |
| AD7701AR | 功能描述:IC ADC 16BIT LC2MOS 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。