- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10201 > AD7675ASTZRL (Analog Devices Inc)IC ADC 16BIT DIFF INP 48LQFP PDF資料下載
參數(shù)資料
| 型號： | AD7675ASTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT DIFF INP 48LQFP |
| 標準包裝： | 2,000 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 100k |
| 數(shù)據接口： | 串行，并聯(lián) |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 25mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應商設備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個差分，雙極 |
| 配用： | EVAL-AD7675CBZ-ND - BOARD EVALUATION FOR AD7675 |
REV. A
–3–
AD7675
TIMING SPECIFICATIONS
Symbol
Min
Typ
Max
Unit
Refer to Figures 11 and 12
Convert Pulsewidth
t1
5ns
Time Between Conversions
t2
10
s
CNVST LOW to BUSY HIGH Delay
t3
30
ns
BUSY HIGH All Modes Except in Master Serial Read
t4
1.25
s
After Convert Mode
Aperture Delay
t5
2ns
End of Conversion to BUSY LOW Delay
t6
10
ns
Conversion Time
t7
1.25
s
Acquisition Time
t8
8.75
s
RESET Pulsewidth
t9
10
ns
Refer to Figures 13, 14, and 15 (Parallel Interface Modes)
CNVST LOW to DATA Valid Delay
t10
1.25
s
DATA Valid to BUSY LOW Delay
t11
45
ns
Bus Access Request to DATA Valid
t12
40
ns
Bus Relinquish Time
t13
515
ns
Refer to Figures 16 and 17 (Master Serial Interface Modes)
1
CS LOW to SYNC Valid Delay
t14
10
ns
CS LOW to Internal SCLK Valid Delay
t15
10
ns
CS LOW to SDOUT Delay
t16
10
ns
CNVST LOW to SYNC Delay
t17
525
ns
SYNC Asserted to SCLK First Edge Delay
2
t18
3ns
Internal SCLK Period
2
t19
25
40
ns
Internal SCLK HIGH
2
t20
12
ns
Internal SCLK LOW
2
t21
7ns
SDOUT Valid Setup Time
2
t22
4ns
SDOUT Valid Hold Time
2
t23
2ns
SCLK Last Edge to SYNC Delay
2
t24
3ns
CS HIGH to SYNC HI-Z
t25
10
ns
CS HIGH to Internal SCLK HI-Z
t26
10
ns
CS HIGH to SDOUT HI-Z
t27
10
ns
BUSY HIGH in Master Serial Read After Convert
2
t28
See Table I
s
CNVST LOW to SYNC Asserted Delay
t29
1.25
s
SYNC Deasserted to BUSY LOW Delay
t30
25
ns
Refer to Figures 18 and 19 (Slave Serial Interface Modes)
External SCLK Setup Time
t31
5ns
External SCLK Active Edge to SDOUT Delay
t32
318
ns
SDIN Setup Time
t33
5ns
SDIN Hold Time
t34
5ns
External SCLK Period
t35
25
ns
External SCLK HIGH
t36
10
ns
External SCLK LOW
t37
10
ns
NOTES
1In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C
L of 10 pF; otherwise, the load is 60 pF maximum.
2In serial master read during convert mode. See Table I for serial master read after convert mode.
Specifications subject to change without notice.
(–40 C to +85 C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.)
相關PDF資料 |
PDF描述 |
|---|---|
| MS27474T14F35SC | CONN RCPT 37POS JAM NUT W/SCKT |
| AD7663ACPZRL | IC ADC 16BIT CMOS 5V 48LFCSP |
| VE-263-IW-S | CONVERTER MOD DC/DC 24V 100W |
| AD7663ASTZRL | IC ADC 16BIT CMOS 48-LQFP T/R |
| ADN4692EBRZ-RL7 | IC TXRX MLVDS 100MBPS 8SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7676 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit +-1 LSB INL, 500 kSPS, Differential ADC |
| AD7676ACP | 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 16BIT PARALLEL/SERL 48LFCSP - Trays |
| AD7676ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R |
| AD7676ACPZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD7676ACPZRL | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 16BIT PARALLEL/SERL 48LFCSP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。