TIMING SPECIFICATIONS (continued) Parameter Symbol Min Typ Max Unit Refer to Figures 17" />
參數(shù)資料
型號: AD7665ACPZRL
廠商: Analog Devices Inc
文件頁數(shù): 18/23頁
文件大?。?/td> 0K
描述: IC ADC 16BIT CMOS 5V 48LFCSP
標準包裝: 2,500
系列: PulSAR®
位數(shù): 16
采樣率(每秒): 570k
數(shù)據接口: 串行,并聯(lián)
轉換器數(shù)目: 1
功率耗散(最大): 74mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應商設備封裝: 48-LFCSP-VQ(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 4 個單端,單極;4 個單端,雙極
配用: EVAL-AD7665CBZ-ND - BOARD EVALUATION FOR AD7665
REV.
AD7665
–4–
TIMING SPECIFICATIONS (continued)
Parameter
Symbol
Min
Typ
Max
Unit
Refer to Figures 17 and 18 (Master Serial Interface Modes)
2
CS LOW to SYNC Valid Delay
t14
10
ns
CS LOW to Internal SCLK Valid Delay
t15
10
ns
CS LOW to SDOUT Delay
t16
10
ns
CNVST LOW to SYNC Delay (Read during Convert)
t17
25/275/525
ns
(Warp Mode/Normal Mode/Impulse Mode)
SYNC Asserted to SCLK First Edge Delay
3
t18
4ns
Internal SCLK Period
3
t19
25
40
ns
Internal SCLK HIGH
3
t20
15
ns
Internal SCLK LOW
3
t21
9.5
ns
SDOUT Valid Setup Time
3
t22
4.5
ns
SDOUT Valid Hold Time
3
t23
2ns
SCLK Last Edge to SYNC Delay
3
t24
3
CS HIGH to SYNC HI-Z
t25
10
ns
CS HIGH to Internal SCLK HI-Z
t26
10
ns
CS HIGH to SDOUT HI-Z
t27
10
ns
BUSY HIGH in Master Serial Read after Convert
3
t28
See Table II
s
CNVST LOW to SYNC Asserted Delay
t29
0.75/1/1.25
s
(Warp Mode/Normal Mode/Impulse Mode)
Master Serial Read after Convert
SYNC Deasserted to BUSY LOW Delay
t30
25
ns
Refer to Figures 19 and 21 (Slave Serial Interface Modes)
External SCLK Setup Time
t31
5ns
External SCLK Active Edge to SDOUT Delay
t32
316
ns
SDIN Setup Time
t33
5ns
SDIN Hold Time
t34
5ns
External SCLK Period
t35
25
ns
External SCLK HIGH
t36
10
ns
External SCLK LOW
t37
10
ns
NOTES
1In Warp Mode only, the maximum time between conversions is 1 ms, otherwise, there is no required maximum time.
2In Serial Interface Modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C
L of 10 pF; otherwise, the load is 60 pF maximum.
3In Serial Master Read During Convert Mode. See Table II for Master Read after Convert Mode.
Specifications subject to change without notice.
Table II. Serial Clock Timings in Master Read after Convert
DIVSCLK[1]
0011
DIVSCLK[0]
0101
Unit
SYNC to SCLK First Edge Delay Minimum
t18
420
2020
ns
Internal SCLK Period Minimum
t19
25
50
100
200
ns
Internal SCLK Period Maximum
t19
40
70
140
280
ns
Internal SCLK HIGH Minimum
t20
15
25
50
100
ns
Internal SCLK LOW Minimum
t21
9.5
24
49
99
ns
SDOUT Valid Setup Time Minimum
t22
4.5
22
ns
SDOUT Valid Hold Time Minimum
t23
2430
90
ns
SCLK Last Edge to SYNC Delay Minimum
t24
360
140
300
ns
BUSY HIGH Width Maximum (Warp)
t28
1.5
2
3
5.25
s
BUSY HIGH Width Maximum (Normal)
t28
1.75
2.25
3.25
5.5
s
BUSY HIGH Width Maximum (Impulse)
t28
2
2.5
3.5
5.75
s
C
相關PDF資料
PDF描述
LTC2858CMS-2#PBF IC TXRX RS485/RS422 10-MSOP
VE-2T1-MY CONVERTER MOD DC/DC 12V 50W
LTC2857HDD-1#PBF IC TXRX RS485/RS422 8-DFN
MS3102E20-19SY CONN RCPT 3POS BOX MNT W/SCKT
IDT72413L35SO8 IC FIFO PAR W/FLAGS 32KB 20SOIC
相關代理商/技術參數(shù)
參數(shù)描述
AD7665AST 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi
ad7665astrl 制造商:Analog Devices 功能描述:ADC SGL SAR 570KSPS 16BIT PARALLEL/SERL 48LQFP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:16-BIT, 500 KSPS CMOS A/D CONVERTER - Tape and Reel
AD7665ASTZ 功能描述:IC ADC 16BIT CMOS 5V 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:PulSAR® 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據接口:串行,并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7665ASTZ 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC
AD7665ASTZRL 功能描述:IC ADC 16BIT CMOS 5V 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:PulSAR® 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據接口:串行,SPI? 轉換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6