- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10530 > AD7664ACPZ (Analog Devices Inc)IC ADC 16BIT UNIPOLAR 48-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7664ACPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT UNIPOLAR 48-LFCSP |
| 標準包裝： | 13 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 570k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 115mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個偽差分，單極 |
| 配用： | EVAL-AD7664CBZ-ND - BOARD EVALUATION FOR AD7664 |
REV. E
–3–
AD7664
Parameter
Conditions
Min
Typ
Max
Unit
TEMPERATURE RANGE
8
Specified Performance
TMIN to TMAX
–40
+85
°C
NOTES
1LSB means least significant bit. With the 0 V to 2.5 V input range, one LSB is 38.15
V.
2See Definition of Specifications section. These specifications do not include the error contribution from the external reference.
3All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale unless otherwise specified.
4In Normal Mode.
5Tested in Parallel Reading Mode.
6In Impulse Mode.
7With all digital inputs forced to OVDD or OGND, respectively.
8Contact factory for extended temperature range.
Specifications subject to change without notice.
TIMING SPECIFICATIONS
Parameter
Symbol
Min
Typ
Max
Unit
REFER TO FIGURES 11 AND 12
Convert Pulse Width
t1
5ns
Time between Conversions
t2
1.75/2/2.25
Note 1
s
(Warp Mode/Normal Mode/Impulse Mode)
CNVST LOW to BUSY HIGH Delay
t3
25
ns
BUSY HIGH All Modes Except in
t4
1.5/1.75/2
s
Master Serial Read after Convert Mode
(Warp Mode/Normal Mode/Impulse Mode)
Aperture Delay
t5
2ns
End of Conversion to BUSY LOW Delay
t6
10
ns
Conversion Time
t7
1.5/1.75/2
s
(Warp Mode/Normal Mode/Impulse Mode)
Acquisition Time
t8
250
ns
RESET Pulsewidth
t9
10
ns
REFER TO FIGURES 13, 14, AND 15 (Parallel Interface Modes)
CNVST LOW to DATA Valid Delay
t10
1.5/1.75/2
s
(Warp Mode/Normal Mode/Impulse Mode)
DATA Valid to BUSY LOW Delay
t11
45
ns
Bus Access Request to DATA Valid
t12
40
ns
Bus Relinquish Time
t13
515
ns
REFER TO FIGURES 16 AND 17 (Master Serial Interface Modes)
2
CS LOW to SYNC Valid Delay
t14
10
ns
CS LOW to Internal SCLK Valid Delay2
t15
10
ns
CS LOW to SDOUT Delay
t16
10
ns
CNVST LOW to SYNC Delay
t17
25/275/525
ns
(Warp Mode/Normal Mode/Impulse Mode)
SYNC Asserted to SCLK First Edge Delay
t18
4ns
Internal SCLK Period
t19
40
75
ns
Internal SCLK HIGH (INVSCLK Low)
3
t20
30
ns
Internal SCLK LOW (INVSCLK Low)
3
t21
9.5
ns
SDOUT Valid Setup Time
t22
4.5
ns
SDOUT Valid Hold Time
t23
3ns
SCLK Last Edge to SYNC Delay
t24
3
CS HIGH to SYNC HI-Z
t25
10
ns
CS HIGH to Internal SCLK HI-Z
t26
10
ns
CS HIGH to SDOUT HI-Z
t27
10
ns
BUSY HIGH in Master Serial Read after Convert
t28
2.75/3/3.25
s
(Warp Mode/Normal Mode/Impulse Mode)
CNVST LOW to SYNC Asserted Delay
t29
1/1.25/1.5
s
(Warp Mode/Normal Mode/Impulse Mode)
SYNC Deasserted to BUSY LOW Delay
t30
50
ns
REFER TO FIGURES 18 AND 20 (Slave Serial Interface Modes)
2
External SCLK Setup Time
t31
5ns
External SCLK Active Edge to SDOUT Delay
t32
316
ns
SDIN Setup Time
t33
5ns
SDIN Hold Time
t34
5ns
External SCLK Period
t35
25
ns
External SCLK HIGH
t36
10
ns
External SCLK LOW
t37
10
ns
(–40 C to +85 C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.)
NOTES
1In Warp Mode only, the maximum time between conversions is 1 ms; otherwise, there is no required maximum time.
2In Serial Interface Modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C
L of 10 pF; otherwise, the load is 60 pF maximum.
3If the polarity of SCLK is inverted, the timing references of SCLK are also inverted.
Specifications subject to change without notice.
相關PDF資料 |
PDF描述 |
|---|---|
| MS3120E12-10P | CONN RECEPT 10POS W/PINS CRIMP |
| 97-3108B-18-12P | CONN PLUG RT ANG 6POS W/PINS |
| LTC2223CUK#PBF | IC ADC 12BIT 80MSPS SAMPLE 48QFN |
| MS3101A16S-5P | CONN RCPT 3POS FREE HNG W/PINS |
| LTC2291IUP#PBF | IC ADC DUAL 12BIT 25MSPS 64QFN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7664ACPZRL | 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 570KSPS 16BIT PARALLEL/SERL 48LFCSP EP - Tape and Reel |
| AD7664AST | 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT, 500KSPS CMOS ADC - Tape and Reel 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
| AD7664ASTRL | 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LQFP T/R |
| AD7664ASTZ | 功能描述:IC ADC 16BIT UNIPOLAR 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:PulSAR® 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7664ASTZRL | 功能描述:IC ADC 16BIT UNIPOLAR 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:PulSAR® 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。