參數(shù)資料
型號(hào)： AD7661ASTZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 17/28頁(yè)
文件大?。?/td> 0K
描述： IC ADC 16BIT W/REF 48-LQFP
標(biāo)準(zhǔn)包裝： 1
系列： PulSAR®
位數(shù)： 16
采樣率（每秒）： 100k
數(shù)據(jù)接口： 串行，并聯(lián)
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 25mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 48-LQFP
供應(yīng)商設(shè)備封裝： 48-LQFP（7x7）
包裝： 托盤(pán)
輸入數(shù)目和類(lèi)型： 2 個(gè)偽差分，單極
配用： EVAL-AD7661CBZ-ND - BOARD EVALUATION FOR AD7661
AD7661
Rev. 0 | Page 24 of 28
SLAVE SERIAL INTERFACE
External Clock
The AD7661 is configured to accept an externally supplied
serial data clock on the SCLK pin when the EXT/INT pin is
held HIGH. In this mode, several methods can be used to read
the data. The external serial clock is gated by CS. When CS and
RD are both LOW, the data can be read after each conversion or
during the following conversion. The external clock can be
either a continuous or a discontinuous clock. A discontinuous
clock can be either normally HIGH or normally LOW when
inactive. Figure 41 and Figure 42 show the detailed timing
diagrams of these methods. Usually, because the AD7661 has a
longer acquisition phase than conversion phase, the data are
read immediately after conversion.
While the AD7661 is performing a bit decision, it is important
that voltage transients be avoided on digital input/output pins
or degradation of the conversion result could occur. This is
particularly important during the second half of the conversion
phase because the AD7661 provides error correction circuitry
that can correct for an improper bit decision made during the
first half of the conversion phase. For this reason, it is
recommended that when an external clock is being provided, it
is a discontinuous clock that is toggling only when BUSY is
LOW, or, more importantly, that it does not transition during
the latter half of BUSY HIGH.
SCLK
SDOUT
D15
D14
D1
D0
D13
X15
X14
X13
X1
X0
Y15
Y14
BUSY
SDIN
INVSCLK = 0
t35
t36 t37
t31
t32
t16
t33
X15
X14
X
1
2
3
14
151617
18
t34
03033-0-034
EXT/INT = 1
RD
RD = 0
Figure 41. Slave Serial Data Timing for Reading (Read after Convert)
SDOUT
SCLK
D1
D0
X
D15
D14
D13
12
3
14
15
16
t3
t35
t36 t37
t31
t32
t16
BUSY
EXT/INT = 1
INVSCLK = 0
03033-0-035
CNVST
CS
RD = 0
Figure 42. Slave Serial Data Timing for Reading (Read Previous Conversion during Convert)
相關(guān)PDF資料
PDF描述
AD7663ACPZ IC ADC 16BIT CMOS 5V 48LFCSP
AD7664ASTZRL IC ADC 16BIT UNIPOLAR 48LQFP
AD7665ACPZ IC ADC 16BIT CMOS 5V 48LFCSP
AD7666ACPZ IC ADC 16BIT UNIPOLAR 48LFCSP
AD7667ASTZ IC ADC 16BIT UNIPOLAR 48-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7661ASTZ 制造商:Analog Devices 功能描述:16BIT ADC INT REF 7661 LQFP48
AD7661ASTZRL 功能描述:IC ADC 16BIT W/REF 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7663 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:16-Bit 1 MSPS SAR Unipolar ADC with Ref
AD7663ACP 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 16-bit Parallel/Serial 48-Pin LFCSP EP
AD7663ACPRL 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*