- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375237 > AD7658BSTZ (ANALOG DEVICES INC) 250 kSPS, 6-Channel,Simultaneous Sampling, Bipolar 12/14/16-Bit ADC PDF資料下載
參數(shù)資料
| 型號： | AD7658BSTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 250 kSPS, 6-Channel,Simultaneous Sampling, Bipolar 12/14/16-Bit ADC |
| 中文描述： | 6-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP64 |
| 封裝： | ROHS COMPLIANT, MS-026BCD, LQFP-64 |
| 文件頁數(shù)： | 19/25頁 |
| 文件大?。?/td> | 308K |
| 代理商： | AD7658BSTZ |
Preliminary Technical Data
AD7658/AD7657/AD7656
conversion is ± 2 x VREF. When the RANGE pin is a logic low
at the falling edge of the BUSY signal the range for the next
conversion is ± 4 x VREF.
Changing the Analog Input Range(H/S SEL=1)
When the H/S SEL pin is high the range can be changed by
writing to the Control Register. DB12:10 in the Control Register
are used to select the Analog input Ranges for the next
conversion. Each Analog input pair has an associated range bit,
allowing independent ranges to be programmed on each ADC
pair. When the RNGX bit is 1 the Range for the next conversion
is ±2 x VREF. When the RNGX bit is 0 the range for the next
conversion is ±4 x VREF.
SERIAL INTERFACE (SER/PAR = 1)
By pulsing one, two or all three CONVSTX signals the
AD7658/AD7657/AD7656 will simultaneously convert the
selected channel pairs on the rising edge of CONVSTX. The
simultaneous conversions on the selected ADCs are performed
using the on-chip trimmed oscillator. After the rising edge of
CONVSTX the BUSY signal goes high to indicate the
conversion has started. It returns low when the conversion is
complete 3 μs later. The output register will be loaded with the
new conversion results and data can be read from the
AD7658/AD7657/AD7656. To read the data back from the
AD7658/AD7657/AD7656 over the serial interface SER/PAR
should be tied high. The CS and SCLK signal are used to
transfer data from the AD7658/AD7657/AD7656. The
AD7658/AD7657/AD7656 has three DOUT pins, DOUTA,
DOUTB, DOUTC. Data can be read back from the
AD7658/AD7657/AD7656 using one, two or all three DOUT
lines. Figure 9 shows six simultaneous conversions and the read
sequence using three DOUT lines. In figure 8, 32 SCLK
Rev. PrI | Page 19 of 25
transfers are used to access data from the
AD7658/AD7657/AD7656, two 16 SCLK transfers individually
framed with the CS signal can also be used to access the data on
the three DOUT lines. When operating the
AD7658/AD7657/AD7656 in serial mode with conversion data
being clocked out on all three DOUT line DB0-DB2 should be
tied to V
DRIVE
. These pins are used to enable the DOUTA –
DOUTC lines respectively.
If it is required to clock conversion data out on two data out
lines then DOUTA and DOUTB should be used. Again to
enable DOUTA and DOUTB, DB0 and DB1 should be tied to
V
DRIVE
and DB2 should be tied low. When six simultaneous
conversions are performed and only two DOUT lines are used,
a 48 SCLK transfer can be used to access the data from the
AD7658/AD7657/AD7656. The read sequence is shown in
Figure 10 for a simultaneous conversion on all six ADCs using
two DOUT lines. If a simultaneous conversion occurred on all
six ADCs and only two DOUT lines are used to read the results
from the AD7658/AD7657/AD7656, DOUTA will clock out the
result from V1, V2 and V5, while DOUTB will clock out the
results from V3,V4 and V6.
Data can also be clocked out using just one DOUT line, in this
case DOUTA should be used to access the conversion data. To
configure the AD7658/AD7657/AD7656 to operate in this
mode then DB0 should be tied to V
DRIVE
, DB1 and DB2 should
be tied low. The penalty for using just one DOUT line is the
throughput rate will be reduced. Data can be accessed from the
AD7658/AD7657/AD7656 using one 96 SCLK transfer, three 32
SCLK individually framed transfers or six 16 SCLK individually
framed transfers. In Serial mode the RD signal should be tied
low.
*
"6)6"
),0
"
,
,)
,"
&*
&
5
"/7
Figure 9. Serial Interface with three DOUT lines.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7658BSTZ-REEL | 250 kSPS, 6-Channel,Simultaneous Sampling, Bipolar 12/14/16-Bit ADC |
| AD7672 | High Speed 12-Bit ADC(LC2MOS高速12位A/D轉(zhuǎn)換器) |
| AD767 | Microprocessor-Compatible 12-Bit D/A Converter(12位μP兼容DAC) |
| AD7684 | 16-Bit, 100 kSPS PulSAR Differential ADC in MSOP |
| AD7684BRM | 16-Bit, 100 kSPS PulSAR Differential ADC in MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7658BSTZ-1 | 功能描述:IC ADC 12BIT 6CH 250KSPS 64LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7658BSTZ-1-RL | 功能描述:IC ADC 12BIT 6CH 250KSPS 64LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7658BSTZ-REEL | 功能描述:IC ADC 12BIT 6CH 250KSPS 64-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7658BSTZ-U3 | 制造商:Analog Devices 功能描述:ADC HEX SAR 250KSPS 12-BIT PARALLEL/SERL 64LQFP - Rail/Tube |
| AD7658YSTZ | 功能描述:IC ADC 12BIT 6CH 250KSPS 64-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。