AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V; all specifications T
參數(shù)資料
型號(hào): AD7654ACPZRL
廠商: Analog Devices Inc
文件頁數(shù): 24/28頁
文件大?。?/td> 0K
描述: IC ADC 16BIT DUAL 2CH 48LFCSP
標(biāo)準(zhǔn)包裝: 2,500
系列: PulSAR®
位數(shù): 16
采樣率(每秒): 500k
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 135mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 48-LFCSP-VQ(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 2 個(gè)差分,單極
配用: EVAL-AD7654CBZ-ND - BOARD EVALUATION FOR AD7654
AD7654
Rev. B | Page 5 of 28
TIMING SPECIFICATIONS
AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter
Symbol
Min
Typ
Max
Unit
CONVERSION AND RESET (See Figure 22 and Figure 23)
Convert Pulse Width
t1
5
ns
Time Between Conversions
(Normal Mode/Impulse Mode)
t2
2/2.25
μs
CNVST Low to BUSY High Delay
t3
32
ns
BUSY High All Modes Except in Master Serial Read After Convert Mode
(Normal Mode/Impulse Mode)
t4
1.75/2
μs
Aperture Delay
t5
2
ns
End of Conversions to BUSY Low Delay
t6
10
ns
Conversion Time
(Normal Mode/Impulse Mode)
t7
1.75/2
μs
Acquisition Time
t8
250
ns
RESET Pulse Width
t9
10
ns
CNVST Low to EOC High Delay
t10
30
ns
EOC High for Channel A Conversion
(Normal Mode/Impulse Mode)
t11
1/1.25
μs
EOC Low after Channel A Conversion
t12
45
ns
EOC High for Channel B Conversion
t13
0.75
μs
Channel Selection Setup Time
t14
250
ns
Channel Selection Hold Time
t15
30
ns
PARALLEL INTERFACE MODES (See Figure 24 to Figure 28)
CNVST Low to DATA Valid Delay
t16
1.75/2
μs
DATA Valid to BUSY Low Delay
t17
14
ns
Bus Access Request to DATA Valid
t18
40
ns
Bus Relinquish Time
t19
5
15
ns
A/B Low to Data Valid Delay
t20
40
ns
MASTER SERIAL INTERFACE MODES (see Figure 29 and Figure 30)
CS Low to SYNC Valid Delay
t21
10
ns
CS Low to Internal SCLK Valid Delay1
t22
10
ns
CS Low to SDOUT Delay
t23
10
ns
CNVST Low to SYNC Delay (Read During Convert)
(Normal Mode/Impulse Mode)
t24
250/500
ns
SYNC Asserted to SCLK First Edge Delay
t25
3
ns
Internal SCK Period2
t26
23
40
ns
Internal SCLK High2
t27
12
ns
Internal SCLK Low2
t28
7
ns
SDOUT Valid Setup Time2
t29
4
ns
SDOUT Valid Hold Time2
t30
2
ns
SCLK Last Edge to SYNC Delay2
t31
1
ns
CS High to SYNC HI-Z
t32
10
ns
CS High to Internal SCLK HI-Z
t33
10
ns
CS High to SDOUT HI-Z
t34
10
ns
BUSY High in Master Serial Read After Convert2
t35
CNVST Low to SYNC Asserted Delay
(Normal Mode/Impulse Mode)
t36
0.75/1
μs
SYNC Deasserted to BUSY Low Delay
t37
25
ns
相關(guān)PDF資料
PDF描述
VI-26F-IW-S CONVERTER MOD DC/DC 72V 100W
VI-2NY-MV-F4 CONVERTER MOD DC/DC 3.3V 99W
VI-2NY-MV-F3 CONVERTER MOD DC/DC 3.3V 99W
VI-26F-CU-F4 CONVERTER MOD DC/DC 72V 200W
VI-B71-MY CONVERTER MOD DC/DC 12V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7654AST 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT SIMULTANEOUS SAMPLING 500KSPS - Bulk 制造商:Analog Devices 功能描述:IC 16BIT ADC SMD 7654 LQFP48
AD7654ASTRL 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LQFP T/R
AD7654ASTZ 功能描述:IC ADC 16BIT 500KSPS DUAL 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7654ASTZ 制造商:Analog Devices 功能描述:IC 16BIT ADC SMD 7654 LQFP48
AD7654ASTZRL 功能描述:IC ADC 16BIT DUAL 2CH 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極