- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗1981 > AD7495BRM (Analog Devices Inc)IC ADC 12BIT SRL LP W/REF 8MSOP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | AD7495BRM |
| 寤犲晢锛� | Analog Devices Inc |
| 鏂囦欢闋佹暩(sh霉)锛� | 20/25闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC ADC 12BIT SRL LP W/REF 8MSOP |
| 鐢�(ch菐n)鍝佽畩鍖栭€氬憡锛� | Product Discontinuance 27/Oct/2011 |
| 妯欐簴鍖呰锛� | 50 |
| 浣嶆暩(sh霉)锛� | 12 |
| 閲囨ǎ鐜囷紙姣忕锛夛細 | 1M |
| 鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� | DSP锛孧ICROWIRE?锛孮SPI?锛屼覆琛�锛孲PI? |
| 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 | 1 |
| 鍔熺巼鑰楁暎锛堟渶澶э級锛� | 10.5mW |
| 闆诲闆绘簮锛� | 鍠浕婧� |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 8-TSSOP锛�8-MSOP锛�0.118"锛�3.00mm 瀵級 |
| 渚涙噳鍟嗚ō鍌欏皝瑁濓細 | 8-MSOP |
| 鍖呰锛� | 绠′欢 |
| 杓稿叆鏁�(sh霉)鐩拰椤炲瀷锛� | 1 鍊嬪柈绔�锛屽柈妤� |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�鐣跺墠绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�
AD7475/AD7495
Rev. B | Page 3 of 24
AD7475 SPECIFICATIONS
VDD = 2.7 V to 5.25 V, VDRIVE = 2.7 V to 5.25 V, REF IN = 2.5 V, fSCLK = 20 MHz, TA = TMIN to TMAX, unless otherwise noted.
Table 1.
Parameter
A Version1
Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE
Signal-to-Noise and Distortion
Ratio (SINAD)
68
dB min
fIN = 300 kHz sine wave, fSAMPLE = 1 MSPS
Total Harmonic Distortion (THD)
75
dB max
fIN = 300 kHz sine wave, fSAMPLE = 1 MSPS
Peak Harmonic or Spurious Noise
(SFDR)
76
dB max
fIN = 300 kHz sine wave, fSAMPLE = 1 MSPS
Intermodulation Distortion (IMD)
Second-Order Terms
78
dB typ
Third-Order Terms
78
dB typ
Aperture Delay
10
ns typ
Aperture Jitter
50
ps typ
Full Power Bandwidth
8.3
MHz typ
@ 3 dB
Full Power Bandwidth
1.3
MHz typ
@ 0.1 dB
DC ACCURACY
Resolution
12
Bits
Integral Nonlinearity
卤1.5
卤1
LSB max
@ 5 V (typ @ 3 V)
卤0.5
LSB typ
@ 25掳C
Differential Nonlinearity
+1.5/0.9
LSB max
@ 5 V guaranteed no missed codes to
12 bits (typ @ 3 V)
卤0.5
LSB typ
@ 25掳C
Offset Error
卤8
LSB max
Typically 卤2.5 LSB
Gain Error
卤3
LSB max
ANALOG INPUT
Input Voltage Ranges
0 to REF IN
V
DC Leakage Current
卤1
渭A max
Input Capacitance
20
pF typ
REFERENCE INPUT
REF IN Input Voltage Range
2.5
V
卤1% for specified performance
DC Leakage Current
卤1
渭A max
Input Capacitance
20
pF typ
LOGIC INPUTS
Input High Voltage, VINH
VDRIVE 1
V min
Input Low Voltage, VINL
0.4
V max
Input Current, IIN
卤1
渭A max
Typically 10 nA, VIN = 0 V or VDRIVE
Input Capacitance, CIN2
10
pF max
LOGIC OUTPUTS
Output High Voltage, VOH
VDRIVE 0.2
V min
ISOURCE = 200 渭A; VDRIVE = 2.7 V to 5.25 V
Output Low Voltage, VOL
0.4
V max
ISINK = 200 渭A
Floating-State Leakage Current
卤10
渭A max
Floating-State Output Capacitance
10
pF max
Output Coding
Straight (Natural) Binary
CONVERSION RATE
Conversion Time
800
ns max
16 SCLK cycles with SCLK at 20 MHz
Track-and-Hold Acquisition Time
300
ns max
Sine wave input
325
ns max
Full-scale step input
Throughput Rate
1
MSPS max
See the Serial Interface section
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| AD75004KP | IC DAC 12BIT QUAD W/BUFF 28-PLCC |
| AD7521LN | CONV D/A 12BIT 1MHZ 2LSB 18-DIP |
| AD7524LNZ | IC DAC 8BIT MULTIPLYING 16DIP |
| AD7534BQ | IC DAC 14BIT MULT W/BUFF 20-CDIP |
| AD7535JPZ | IC DAC 14BIT MULT W/BUFF 28-PLCC |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| AD7495BRM-REEL | 鍔熻兘鎻忚堪:IC ADC 12BIT SRL LP W/REF 8MSOP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 妯欐簴鍖呰:1,000 绯诲垪:- 浣嶆暩(sh霉):16 閲囨ǎ鐜囷紙姣忕锛�:45k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:315mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SOIC锛�0.295"锛�7.50mm 瀵級 渚涙噳鍟嗚ō鍌欏皝瑁�:28-SOIC W 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊嬪柈绔�锛屽柈妤� |
| AD7495BRM-REEL7 | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:ADC Single SAR 1Msps 12-bit Serial 8-Pin MSOP T/R 鍒堕€犲晢:Rochester Electronics LLC 鍔熻兘鎻忚堪:FAST 12-BIT LOW POWER SERIAL ADC I.C. - Tape and Reel |
| AD7495BRMZ | 鍔熻兘鎻忚堪:IC ADC 12BIT SRL LP W/REF 8MSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 鍏跺畠鏈夐棞(gu膩n)鏂囦欢:TSA1204 View All Specifications 妯欐簴鍖呰:1 绯诲垪:- 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:20M 鏁�(sh霉)鎿�(j霉)鎺ュ彛:骞惰伅(li谩n) 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:2 鍔熺巼鑰楁暎锛堟渶澶э級:155mW 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:48-TQFP 渚涙噳鍟嗚ō鍌欏皝瑁�:48-TQFP锛�7x7锛� 鍖呰:Digi-Reel® 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:4 鍊嬪柈绔紝鍠サ锛�2 鍊嬪樊鍒�锛屽柈妤� 鐢�(ch菐n)鍝佺洰閷勯爜闈�:1156 (CN2011-ZH PDF) 鍏跺畠鍚嶇ū:497-5435-6 |
| AD7495BR-REEL | 鍔熻兘鎻忚堪:IC ADC 12BIT SRL LP W/REF 8-SOIC RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷撴ā濉�:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯欐簴鍖呰:2,500 绯诲垪:- 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:3M 鏁�(sh霉)鎿�(j霉)鎺ュ彛:- 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:- 鍔熺巼鑰楁暎锛堟渶澶э級:- 闆诲闆绘簮:- 宸ヤ綔婧害:- 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:SOT-23-6 渚涙噳鍟嗚ō鍌欏皝瑁�:SOT-23-6 鍖呰:甯跺嵎 (TR) 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:- |
| AD7495BR-REEL7 | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:ADC Single SAR 1Msps 12-bit Serial 8-Pin SOIC N T/R 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:ADC SGL SAR 1MSPS 12-BIT SERL 8SOIC N - Tape and Reel 鍒堕€犲晢:Rochester Electronics LLC 鍔熻兘鎻忚堪:FAST 12-BIT LOW-POWER SERIAL ADC I.C. - Tape and Reel |
鐧�(f膩)甯冪穵鎬ラ噰璩硷紝3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�
