VDD = 2.7 V to 5.25 V, V" />
參數(shù)資料
型號(hào)： AD7490BRUZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 26/29頁(yè)
文件大小： 0K
描述： IC ADC 12BIT 16CH 1MSPS 28TSSOP
產(chǎn)品變化通告： IDD Specification Change 17/Jun/2009
標(biāo)準(zhǔn)包裝： 50
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 12.5mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 28-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 28-TSSOP
包裝： 管件
輸入數(shù)目和類型： 16 個(gè)單端，單極
產(chǎn)品目錄頁(yè)面： 778 (CN2011-ZH PDF)
Data Sheet
AD7490
Rev. D | Page 5 of 28
TIMING SPECIFICATIONS
VDD = 2.7 V to 5.25 V, VDRIVE ≤ VDD, REFIN = 2.5 V; TA = TMIN to TMAX, unless otherwise noted.
Table 2. Timing Specifications1
Limit at TMIN, TMAX
Parameter
VDD = 3 V
VDD = 5 V
Unit
Description
fSCLK2
10
kHz min
16
20
MHz max
tCONVERT
16 × tSCLK
tQUIET
50
ns min
Minimum quiet time required between bus relinquish and start of next conversion
t2
12
10
ns min
CS to SCLK setup time
20
14
ns max
Delay from CS until DOUT three-state disabled
t3b4
30
20
ns max
Delay from CS to DOUT valid
60
40
ns max
Data access time after SCLK falling edge
t5
0.4 × tSCLK
ns min
SCLK low pulse width
t6
0.4 × tSCLK
ns min
SCLK high pulse width
t7
15
ns min
SCLK to DOUT valid hold time
15/50
ns min/max
SCLK falling edge to DOUT high impedance
t9
20
ns min
DIN setup time prior to SCLK falling edge
t10
5
ns min
DIN hold time after SCLK falling edge
t11
20
ns min
16th SCLK falling edge to CS high
t12
1
s max
Power-up time from full power-down/auto shutdown/auto standby modes
1
Guaranteed by characterization. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V (see Figure 2). The 3 V
operating range spans from 2.7 V to 3.6 V. The 5 V operating range spans from 4.75 V to 5.25 V.
2
The mark/space ratio for the SCLK input is 40/60 to 60/40. The maximum SCLK frequency is 16 MHz with VDD = 3 V to give a throughput of 870 kSPS. Care must be
taken when interfacing to account for data access time, t4, and the setup time required for the user’s processor. These two times determine the maximum SCLK
frequency with which the user’s system can operate (see the Serial Interface section).
3
Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.4 V or 0.7 VDRIVE .
4
t3b represents a worst-case figure for having ADD3 available on the DOUT line, that is, if the AD7490 goes back into three-state at the end of a conversion and some
other device takes control of the bus between conversions, the user has to wait a maximum time of t3b before having ADD3 valid on the DOUT line. If the DOUT line is
weakly driven to ADD3 between conversions, the user typically has to wait 17 ns at 3 V and 12 ns at 5 V after the CS falling edge before seeing ADD3 valid on DOUT.
5
t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 25 pF capacitor. This means that the time, t8, quoted in the timing characteristics, is the true bus relinquish
time of the part and is independent of the bus loading.
02691-
002
200A
IOL
200A
IOH
1.6V
TO OUTPUT
PIN
CL
25pF
Figure 2. Load Circuit for Digital Output Timing Specifications
相關(guān)PDF資料
PDF描述
VI-2VR-IX-B1 CONVERTER MOD DC/DC 7.5V 75W
LTC2410IGN#PBF IC ADC 24BIT DIFF INP/REF 16SSOP
AD7680BRMZ IC ADC 16BIT LP UNIPOLAR 8-MSOP
AD7472ARUZ IC ADC 12BIT PAR 1.5MSPS 24TSSOP
ISL3333IRZ IC TXRX RS485/422 2PRT 40-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7490BRUZ-REEL 功能描述:IC ADC 12BIT 16CHAN 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極
AD7490BRUZ-REEL7 功能描述:IC ADC 12BIT 16CHAN 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極
AD7490SRU-EP-RL7 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-BIT 16CH IC w/ Sequencer RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD7492 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board for 12-bit high speed, low power, successive-approximation ADC
AD7492_01 制造商:AD 制造商全稱:Analog Devices 功能描述:1.25 MSPS, 16 mW Internal REF and CLK, 12-Bit Parallel ADC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*