參數資料
| 型號： | AD7478ART-500RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 9/25頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 8BIT 1MSPS SOT-23-6 |
| 標準包裝： | 1 |
| 位數： | 8 |
| 采樣率（每秒）： | 1M |
| 數據接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 17.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-6 |
| 供應商設備封裝： | SOT-23-6 |
| 包裝： | 剪切帶 (CT) |
| 輸入數目和類型： | 1 個單端，單極 |
| 其它名稱： | AD7478ART500RL7CT |
AD7476/AD7477/AD7478
Rev. F | Page 16 of 24
To exit this mode of operation and power up the AD7476/
AD7477/AD7478 again, perform a dummy conversion. On the
falling edge of CS, the device begins to power up, and continues
to power up as long as CS is held low until after the falling edge
of the tenth SCLK. The device is fully powered up once 16
SCLKs have elapsed and, as shown in
, valid data
results from the next conversion. If
CS is brought high before
the tenth falling edge of SCLK, the AD7476/AD7477/AD7478
again goes back into power-down. This avoids accidental
power-up due to glitches on the CS line or an inadvertent burst
of eight SCLK cycles while CS is low. Although the device may
begin to power up on the falling edge of CS, it powers down
again on the rising edge of CS as long as it occurs before the
tenth SCLK falling edge.
Power-Down Mode
This mode is intended for use in applications where slower
throughput rates are required; either the ADC is powered
between each conversion, or a series of conversions can be
performed at a high throughput rate and the ADC is then
powered down for a relatively long duration between these
bursts of several conversions. When the AD7476/AD7477/
AD7478 is in power-down mode, all analog circuitry is
powered down.
To enter power-down, the conversion process must be
interrupted by bringing CS high any time after the second
falling edge of SCLK and before the tenth falling edge of SCLK,
as shown in
. Once
CS is brought high in this window
of SCLKs, the part enters power-down and the conversion
initiated by the falling edge of CS is terminated and SDATA
goes back into three-state.
If CS is brought high before the second SCLK falling edge, the
part remains in normal mode and does not power down. This
avoids accidental power-down due to glitches on the CS line.
4 LEADING ZEROS + CONVERSION RESULT
CS
SCLK
SDATA
1
10
16
01
02
4-
01
9
Figure 19. Normal Mode Operation
110
16
2
THREE-STATE
CS
SCLK
SDATA
01
02
4-
02
0
Figure 20. Entering Power-Down Mode
16
10
1
16
1
A
CS
SCLK
SDATA
INVALID DATA
VALID DATA
THE PART BEGINS
TO POWER UP
THE PART IS FULLY POWERED
UP WITH VIN FULLY ACQUIRED
01
02
4-
0
21
Figure 21. Exiting Power-Down Mode
相關PDF資料 |
PDF描述 |
|---|---|
| V150C48M150B | CONVERTER MOD DC/DC 48V 150W |
| AD9226AST | IC ADC 12BIT 65MSPS 48-LQFP |
| MAX203CPP | IC TXRX RS232 5V W/CAPS 20-DIP |
| VE-2NV-IU-F3 | CONVERTER MOD DC/DC 5.8V 200W |
| AD9226ARSRL | IC ADC 12BIT 65MSPS 28-SSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7478ART-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23 |
| AD7478ART-REEL7 | 制造商:Analog Devices 功能描述: |
| AD7478ARTZ-500RL7 | 功能描述:IC ADC 8BIT 1MSPS LP SOT23-6 RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:2,500 系列:- 位數:16 采樣率（每秒）:15 數據接口:MICROWIRE?，串行，SPI? 轉換器數目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7478ARTZ-500RL7 | 制造商:Analog Devices 功能描述:IC ADC 8BIT 1MSPS SOT-23-6 |
| AD7478ARTZ-500RL73 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23 |
發(fā)布緊急采購，3分鐘左右您將得到回復。