Limit at TMIN, TMAX Parameter AD" />
參數(shù)資料
型號(hào)： AD7472YRU-REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 18/21頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT PARALLEL 24-TSSOP
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 12
采樣率（每秒）： 1.5M
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 12mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 24-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 24-TSSOP
包裝： 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類型： 1 個(gè)單端，單極
其它名稱： AD7472YRU-REEL7DKR
REV. B
–5–
AD7470/AD7472
Limit at TMIN, TMAX
Parameter
AD7470
AD7472
Unit
Description
fCLK
2
10
kHz min
30
26
MHz max
tCONVERT
436.42
531.66
ns min
tCLK = 1/fCLK IN
tWAKEUP
11
s max
Wake-Up Time
t1
10
ns min
CONVST Pulse Width
t2
CONVST to BUSY Delay,
10
ns max
VDD = 5 V, A and B Versions
15
ns max
VDD = 5 V, Y Version
30
ns max
VDD = 3 V, A and B Versions
35
ns max
VDD = 3 V, Y Version
t3
00
ns max
BUSY to
CS Setup Time
t4
3
00
ns max
CS to RD Setup Time
t5
20
ns min
RD Pulse Width
t6
3
15
ns min
Data Access Time After Falling Edge of
RD
t7
4
88
ns max
Bus Relinquish Time After Rising Edge of
RD
t8
00
ns max
CS to RD Hold Time
t9
Acquisition Time
135
ns max
A and B Versions
140
ns max
Y Version
t10
100
ns min
Quiet Time
NOTES
1Sample tested at 25
°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DD) and timed from a voltage level of 1.6 V.
See Figure 1.
2Mark/Space ratio for the CLK inputs is 40/60 to 60/40. First CLK pulse should be 10 ns min from falling edge of
CONVST.
3Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.0 V.
4t
7 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t 7, quoted in the timing characteristics, is the true bus relinquish
time of the part and is independent of the bus loading.
Specifications subject to change without notice.
TIMING SPECIFICATIONS1 (V
DD = 2.7 V to 5.25 V, REF IN = 2.5 V; TA = TMIN to TMAX, unless otherwise noted.)
200 A
IOL
200 A
IOH
CL
50pF
TO OUTPUT
PIN
1.6V
Figure 1. Load Circuit for Digital Output Timing Specifications
相關(guān)PDF資料
PDF描述
MS27473T20B16PA CONN PLUG 16POS STRAIGHT W/PINS
MS27467E11F98SA CONN PLUG 6POS STRAIGHT W/SCKT
A6MBAU CONN PLUG CORD MALE 6PIN BLK/AU
MS3101A24-79S CONN RCPT 5POS FREE HNG W/SCKT
B5M CONN AUDIO 5POS MALE PANEL MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7472YRUZ 制造商:Analog Devices 功能描述:ADC Single SAR 1.5Msps 12-bit Parallel 24-Pin TSSOP
AD7472YRZ 制造商:Analog Devices 功能描述:ADC Single SAR 1.5Msps 12-bit Parallel 24-Pin SOIC W
AD7475 制造商:AD 制造商全稱:Analog Devices 功能描述:1 MSPS, 12-Bit ADCs
AD7475AR 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin SOIC N 制造商:Rochester Electronics LLC 功能描述:FAST 12-BIT LOW POWER SERIAL ADC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 12BIT ADC 1.2MSPS 7475 SOIC8
AD7475ARM 功能描述:IC ADC 12BIT SRL LP 8-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*