For all devices, VDD " />
參數(shù)資料
型號: AD7468BRT-R2
廠商: Analog Devices Inc
文件頁數(shù): 2/29頁
文件大小: 0K
描述: IC ADC 8BIT 1.6V LP SOT-23-6
標準包裝: 1
位數(shù): 8
采樣率(每秒): 200k
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 900µW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: SOT-23-6
供應商設備封裝: SOT-23-6
包裝: 剪切帶 (CT)
輸入數(shù)目和類型: 1 個單端,單極
其它名稱: AD7468BRT-R2CT
AD7466/AD7467/AD7468
Rev. C | Page 9 of 28
TIMING SPECIFICATIONS
For all devices, VDD = 1.6 V to 3.6 V; TA = TMIN to TMAX, unless otherwise noted. Sample tested at 25°C to ensure compliance. All input
signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.4 V.
Table 4.
Parameter
Limit at TMIN, TMAX
Unit
Description
fSCLK
3.4
MHz max
Mark/space ratio for the SCLK input is 40/60 to 60/40.
10
kHz min
1.6 V ≤ VDD ≤ 3 V; minimum fSCLK at which specifications are guaranteed.
20
kHz min
VDD = 3.3 V; minimum fSCLK at which specifications are guaranteed.
150
kHz min
VDD = 3.6 V; minimum fSCLK at which specifications are guaranteed.
tCONVERT
16 × tSCLK
AD7466.
12 × tSCLK
AD7467.
10 × tSCLK
AD7468.
Acquisition Time
Acquisition time/power-up time from power-down. See the Terminology section.
The acquisition time is the time required for the part to acquire a full-scale step
input value within ±1 LSB or a 30 kHz ac input value within ±0.5 LSB.
780
ns max
VDD = 1.6 V.
640
ns max
1.8 V ≤ VDD ≤ 3.6 V.
tQUIET
10
ns min
Minimum quiet time required between bus relinquish and the start of the next
conversion.
t1
10
ns min
Minimum CS pulse width.
t2
55
ns min
CS to SCLK setup time. If VDD = 1.6 V and fSCLK = 3.4 MHz, t2 has to be 192 ns
minimum in order to meet the maximum figure for the acquisition time.
t3
55
ns max
Delay from CS until SDATA is three-state disabled. Measured with the load circuit
in Figure 2 and defined as the time required for the output to cross the VIH or VIL
voltage.
t4
140
ns max
Data access time after SCLK falling edge. Measured with the load circuit in Figure 2
and defined as the time required for the output to cross the VIH or VIL voltage.
t5
0.4 tSCLK
ns min
SCLK low pulse width.
t6
0.4 tSCLK
ns min
SCLK high pulse width.
t7
10
ns min
SCLK to data valid hold time. Measured with the load circuit in Figure 2 and
defined as the time required for the output to cross the VIH or VIL voltage.
t8
60
ns max
SCLK falling edge to SDATA three-state. t8 is derived from the measured time taken
by the data outputs to change 0.5 V when loaded with the circuit in Figure 2. The
measured number is then extrapolated back to remove the effects of charging or
discharging the 50 pF capacitor. This means that the time, t8, quoted in the timing
characteristics, is the true bus relinquish time of the part, and is independent of
the bus loading.
7
ns min
SCLK falling edge to SDATA three-state.
200
μAI
OL
200
μAI
OH
1.4V
TO OUTPUT
PIN
CL
50pF
02643-002
Figure 2. Load Circuit for Digital Output Timing Specifications
相關PDF資料
PDF描述
V150C36M150BG2 CONVERTER MOD DC/DC 36V 150W
MS3100E28-9P CONN RCPT 12POS WALL MNT W/PINS
MS3124E14-15P CONN RCPT 15POS JAM NUT W/PINS
MS27474T8A35S CONN RCPT 6POS JAM NUT W/SCKT
MS27508E20A2S CONN RCPT 65POS BOX MNT W/SCKT
相關代理商/技術參數(shù)
參數(shù)描述
AD7468BRT-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:1.6 V, Micropower 12-/10-/8-Bit ADCs
AD7468BRT-REEL7 制造商:AD 制造商全稱:Analog Devices 功能描述:1.6 V, Micropower 12-/10-/8-Bit ADCs
AD7468BRTZ-REEL 功能描述:IC ADC 8BIT 1.6V LP SOT23-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率(每秒):15 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN(5x7) 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端,雙極;8 個差分,雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7468BRTZ-REEL7 功能描述:IC ADC 8BIT 1.6V LP SOT23-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD746A 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Precision, 500 ns Settling, BiFET Op Amp