- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165343 > AD7467 (Analog Devices, Inc.) 1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7467 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23 |
| 中文描述： | 1.8伏，微功耗，8/10/12-Bit在ADC的6引腳SOT - 23 |
| 文件頁數(shù)： | 4/15頁 |
| 文件大?。?/td> | 171K |
| 代理商： | AD7467 |
AD7466/AD7467/AD7468
–12–
REV. PrC
SERIAL INTERFACE
Figure 15, 16, 17 show the detailed timing diagram for
serial interfacing to the AD7466/AD7467/AD7468.The
serial clock provides the conversion clock and also con-
trols the transfer of information from the ADC during a
conversion.
On the
CS falling edge the part begins to power up. The
falling edge of
CS puts the track and hold into track mode
and takes the bus out of tristate.
The conversion is also
initiated at this point and will require 16 SCLK cycles to
complete. On the third SCLK falling edge the part should
be fully powered up, as shown in figure 15 at point B. On
the third SCLK falling edge after the CS falling edge the
track and hold will return to hold. On the 16th SCLK
falling edge the SDATA line will go back into tristate and
the AD7466 will enter power down. If the rising edge of
CS occurs before 16 SCLKs have elapsed then the conver-
sion will be terminated and the SDATA line will go back
into tri-state and the part will enter power down, otherwise
SDATA returns to tri-state on the 16th SCLK falling
edge as shown in Figure 15. Sixteen serial clock cycles
are required to perform the conversion process and to
access data from the AD7466.
For the AD7467, the fourteenth SCLK falling edge will
cause the SDATA line to go back into tri-state and the
part will enter powerdown. If the rising edge of CS occurs
before 14 SCLKs have elapsed then the conversion will be
terminated and the SDATA line will go back into tri-state
and the AD7467 will enter powerdown, otherwise SDATA
returns to tri-state on the 14th SCLK falling edge as
ahown in figure 16. Fourteen serial clock cycles are re-
quired to perform the conversion process and to access
data from the AD7467.
For the AD7468, the 12th SCLK falling edge will cause
the SDATA line to go back into tri-state and the part will
enter powerdown. If the rising edge of CS occurs before
12 SCLKs have elapsed then the conversion will be termi-
nated and the SDATA line will go back into tri-state and
the AD7468 will enter powerdown, otherwise SDATA
returns to tri-state on the 12th SCLK falling edge as
ahown in figure 17. Twelve serial clock cycles are re-
quired to perform the conversion process and to access
data from the AD7468.
CS going low provides the first leading zero to be read in
by the microcontroller or DSP. The remaining data is
then clocked out by subsequent SCLK falling edges be-
ginning with the 2nd leading zero, thus the first falling
clock edge on the serial clock has the first leading zero
provided and also clocks out the second leading zero.
For
the Ad7466 the final bit in the data transfer is valid on the
sixteenth falling edge, having being clocked out on the
previous (15th) falling edge.
Figure 15. AD7466 Serial Interface Timing Diagram
Figure 16. AD7467 Serial Interface Timing Diagram
CS
SCLK
1
5
13
SDATA
4 LEADING ZERO'S
3-STATE
t4
2
34
t3
tquiet
tconvert
t2
3-STATE
DB9
DB8
DB0
t6
t7
t8
14
ZERO
Z
B
t5
CS
tquiet
3-STATE
t5
t8
B
DB0
t7
SCLK
1
SDATA
4 LEADING ZERO'S
ZERO
Z
3-STATE
t4
2
34
t3
tconvert
t2
DB7
t6
8 BITS OF DATA
12
11
Figure 17. AD7468 Serial Interface Timing Diagram
CS
SCLK
1
5
13
15
SDATA
4 LEADING ZERO'S
3-STATE
t4
2
34
16
t5
t3
tquie
t
tconvert
t2
3-STATE
DB11
DB10
DB2
DB0
t6
t7
t8
14
ZERO
Z
B
DB1
pecifications
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7468 | 1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23 |
| AD746A | Dual Precision, 500 ns Settling, BiFET Op Amp |
| AD7528BN | PARALLEL, 8 BITS INPUT LOADING, 8-BIT DAC, PDIP20 |
| AD7572SE12/883B | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CQCC28 |
| AD7609BSTZ-RL | 8-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7467BRM | 制造商:Analog Devices 功能描述:ADC Single SAR 275ksps 10-bit Serial 8-Pin MSOP 制造商:Rochester Electronics LLC 功能描述:10 BIT LOW VOLTAGE LOW POWER ADC IC - Bulk 制造商:Analog Devices 功能描述:IC 10BIT ADC SMD 7467 MSOP8 |
| AD7467BRM-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 275ksps 10-bit Serial 8-Pin MSOP T/R |
| AD7467BRM-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 275ksps 10-bit Serial 8-Pin MSOP T/R 制造商:Rochester Electronics LLC 功能描述:10 BIT LOW VOLTAGE LOW POWER ADC IC - Tape and Reel |
| AD7467BRMZ | 功能描述:IC ADC 10BIT 1.6V MICROPWR 8MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端，雙極；8 個(gè)差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7467BRT | 制造商:AD 制造商全稱:Analog Devices 功能描述:1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。