- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10691 > AD7453BRTZ-R2 (Analog Devices Inc)IC ADC 12BIT 555KSPS SOT23-8 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7453BRTZ-R2 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/21頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 555KSPS SOT23-8 |
| 設(shè)計(jì)資源： | Measuring -48 V High-Side Current Using AD629, AD8603, AD780, and AD7453 (CN0100) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 555k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 7.25mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-8 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-8 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸入數(shù)目和類型： | 1 個(gè)偽差分，雙極 |
| 產(chǎn)品目錄頁面： | 777 (CN2011-ZH PDF) |
| 其它名稱： | AD7453BRTZ-R2DKR |
AD7453
Rev. B | Page 5 of 20
TIMING SPECIFICATIONS
Guaranteed by characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage
level of 1.6 V.
See Figure 2 and the Serial Interface section.
VDD = 2.7 V to 5.25 V, fSCLK = 10 MHz, fS = 555 kSPS, VREF = 2.5 V, TA = TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
Limit at TMIN, TMAX
Unit
Description
10
kHz min
10
MHz max
tCONVERT
16 × tSCLK
tSCLK = 1/fSCLK
1.6
s max
tQUIET
60
ns min
Minimum quiet time between the end of a serial read and the next falling edge of CS
t1
10
ns min
Minimum CS pulse width
t2
10
ns min
CS falling edge to SCLK falling edge setup time
t32
20
ns max
Delay from CS falling edge until SDATA three-state disabled
t42
40
ns max
Data access time after SCLK falling edge
t5
0.4 tSCLK
ns min
SCLK high pulse width
t6
0.4 tSCLK
ns min
SCLK low pulse width
t7
10
ns min
SCLK edge to data valid hold time
t83
10
ns min
SCLK falling edge to SDATA three-state enabled
35
ns max
SCLK falling edge to SDATA three-state enabled
tPOWER-UP 4
1
s max
Power-up time from full power-down
t3
t2
t4
t7
t8
t6
t1
t5
tQUIET
tCONVERT
CS
SCLK
SDATA
4 LEADING ZEROS
THREE-STATE
12
3
4
5
13
14
15
16
0
DB11
DB10
DB2
DB1
DB0
B
03155-A
-002
Figure 2. AD7453 Serial Interface Timing Diagram
1 Mark/space ratio for the SCLK input is 40/60 to 60/40.
2 Measured with the load circuit of
and defined as the time required for the output to cross 0.8 V or 2.4 V with V
Figure 3
Figure 3.
DD
= 5 V, and the time required for an output to
cross 0.4 V or 2.0 V for VDD = 3 V.
3 t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of
The measured number is then extrapolated
back to remove the effects of charging or discharging the 25 pF capacitor. This means that the time, t8, quoted in the timing characteristics is the true bus relinquish
time of the part and is independent of the bus loading.
4 See Power-Up Time section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7991YRJZ-0500RL7 | IC ADC 12BIT 4CH SAR I2C SOT23-8 |
| LT6700HVHS6-1#TRPBF | IC COMP DUAL 400MV REF TSOT23-6 |
| LT6700HVHS6-1#TRMPBF | IC COMP DUAL 400MV REF TSOT23-6 |
| VE-2TT-IX-B1 | CONVERTER MOD DC/DC 6.5V 75W |
| AD7991YRJZ-1500RL7 | IC ADC 12BIT 4CH SAR I2C SOT23-8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7453BRTZ-REEL7 | 功能描述:IC ADC 12BIT W/DIFF INP SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端，雙極；8 個(gè)差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7457 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23 |
| AD7457_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Pseudo Differential, 100 kSPS |
| AD7457BRT | 制造商:Analog Devices 功能描述: |
| AD7457BRT-R2 | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Serial 8-Pin SOT-23 T/R 制造商:Rochester Electronics LLC 功能描述:12-BIT P/DIFF I/PUT, 100KSPS ADC I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。