- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10255 > AD7450ABRM (Analog Devices Inc)IC ADC 12BIT DIFF-IN 1MSPS 8MSOP PDF資料下載
參數(shù)資料
| 型號： | AD7450ABRM |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/29頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT DIFF-IN 1MSPS 8MSOP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 9.25mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-MSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個差分，單極 |
| 配用： | EVAL-AD7450CBZ-ND - BOARD EVALUATION FOR AD7450 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
AD7440/AD7450A
Rev. C | Page 25 of 28
Thus, the average power dissipated during each cycle with a
throughput rate of 100 kSPS is (2/10) × 4 mW = 0.8 mW.
The connection diagram is shown in Figure 45. The ADSP-21xx
has the TFS and RFS of the SPORT tied together, with TFS set
as an output and RFS set as an input. The DSP operates in
alternate framing mode and the SPORT control register is set
up as described. The frame synchronization signal generated on
the TFS is tied to
This is how the power numbers in Figure 44 are calculated.
For throughput rates above 320 kSPS, it is recommended to
reduce the serial clock frequency for best power performance.
CS and, as with all signal processing
applications, equidistant sampling is necessary. However in this
example, the timer interrupt is used to control the sampling rate
of the ADC; under certain conditions, equidistant sampling
may not be achieved.
03051-A
-044
THROUGHPUT (kSPS)
100
0
350
P
O
WE
R
(mW)
0.01
50
100
150
200
250
300
0.1
1
10
VDD = 5V
VDD = 3V
The timer registers, for example, are loaded with a value that
provides an interrupt at the required sample interval. When an
interrupt is received, a value is transmitted with TFS/DT (ADC
control word). The TFS is used to control the RFS and therefore
the reading of data. The frequency of the serial clock is set in
the SCLKDIV register. When the instruction to transmit with
TFS is given (AX0 = TX0), the state of the SCLK is checked.
The DSP waits until the SCLK has gone high, low, and high
again before starting transmission. If the timer and SCLK values
are chosen such that the instruction to transmit occurs on or
near the rising edge of SCLK, then the data may be transmitted
or it may wait until the next clock edge.
Figure 44. Power vs. Throughput Rate for Power-Down Mode
MICROPROCESSOR AND DSP INTERFACING
03051-A
-045
AD7440/
AD7450A*
ADSP-21xx*
SCLK
DR
RFS
TFS
SCLK
SDATA
CS
*ADDITIONAL PINS REMOVED FOR CLARITY
The serial interface on the AD7440/AD7450A allows the parts
to be directly connected to many different microprocessors.
This section explains how to interface the AD7440/AD7450A
with some of the more common microcontroller and DSP serial
interface protocols.
AD7440/AD7450A to ADSP-21xx
The ADSP-21xx family of DSPs is interfaced directly to the
AD7440/AD7450A without any glue logic required.
Figure 45. Interfacing to the ADSP-21xx
The SPORT control register should be set up as follows:
For example, the ADSP-2111 has a master clock frequency of
16 MHz. If the SCLKDIV register is loaded with the value 3, an
SCLK of 2 MHz is obtained and eight master clock periods
elapse for every SCLK period. If the timer registers are loaded
with the value 803, then 100.5 SCLKs occur between interrupts
and subsequently between transmit instructions. This situation
results in nonequidistant sampling as the transmit instruction is
occurring on a SCLK edge. If the number of SCLKs between
interrupts is a whole integer figure of N, equidistant sampling is
implemented by the DSP.
Table 7.
Parameter
Description
TFSW = RFSW = 1
Alternate framing
INVRFS = INVTFS = 1
Active low frame signal
DTYPE = 00
Right-justify data
SLEN = 1111
16-bit data-words
ISCLK = 1
Internal serial clock
TFSR = RFSR = 1
Frame every word
IRFS = 0
ITFS = 1
To implement power-down mode, SLEN should be set to 1001
to issue an 8-bit SCLK burst.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-22R-MX-F3 | CONVERTER MOD DC/DC 7.5V 75W |
| VI-23V-CU-F4 | CONVERTER MOD DC/DC 5.8V 200W |
| LTC1418CG | IC A/D CONV 14BIT SRL&PAR 28SSOP |
| VI-23V-CU-F3 | CONVERTER MOD DC/DC 5.8V 200W |
| VE-22R-MX-F2 | CONVERTER MOD DC/DC 7.5V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7450ABRM-REEL7 | 功能描述:IC ADC 12BIT W/DIFF INP 8-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7450ABRMZ | 功能描述:IC ADC 12BIT DIFF IN 1MSPS 8MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7450ABRMZ2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, 1 MSPS ADCs in an 8-Lead SOT-23 |
| AD7450ABRT-R2 | 功能描述:IC ADC 12BIT W/DIFF INP SOT-23-8 RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7450ABRT-REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, 1 MSPS 10-Bit and 12-Bit ADCs in an 8-Lead SOT-23 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。