
AD7400A
Data Sheet
Rev. D | Page 4 of 20
TIMING SPECIFICATIONS
VDD1 = 4.5 V to 5.5 V, VDD2 = 3 V to 5.5 V, TA = 40°C to +125°C, except where specified.1 Table 2.
Parameter
Limit at tMIN, tMAX
Unit
Description
10
MHz typ
Master clock output frequency
9/11
MHz min/MHz max
Master clock output frequency
40
ns max
Data access time after MCLK rising edge
10
ns min
Data hold time after MCLK rising edge
t3
0.4 × tMCLKOUT
ns min
Master clock low time
t4
0.4 × tMCLKOUT
ns min
Master clock high time
1
Sample tested during initial release to ensure compliance.
2
Mark space ratio for clock output is 40/60 to 60/40.
3
Measured with the load circuit shown i
n Figure 2 and defined as the time required for the output to cross 0.8 V or 2.0 V.
200A
IOL
200A
IOH
+1.6V
TO OUTPUT
PIN
CL
25pF
07077-
002
Figure 2. Load Circuit for Digital Output Timing Specifications
MCLKOUT
MDAT
t1
t2
t4
t3
07077-
003
Figure 3. Data Timing