- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗8611 > AD7398BRU-REEL7 (Analog Devices Inc)IC DAC 12BIT QUAD SRL 16-TSSOP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | AD7398BRU-REEL7 |
| 寤犲晢锛� | Analog Devices Inc |
| 鏂囦欢闋佹暩(sh霉)锛� | 8/24闋� |
| 鏂囦欢澶у皬锛� | 0K |
| 鎻忚堪锛� | IC DAC 12BIT QUAD SRL 16-TSSOP |
| 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� | Data Converter Fundamentals DAC Architectures |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 1,000 |
| 瑷�(sh猫)缃檪闁擄細 | 6µs |
| 浣嶆暩(sh霉)锛� | 12 |
| 鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� | 涓茶锛孲PI? |
| 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 | 4 |
| 闆诲闆绘簮锛� | 闆� ± |
| 鍔熺巼鑰楁暎锛堟渶澶э級锛� | 16mW |
| 宸ヤ綔婧害锛� | -40°C ~ 125°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 16-TSSOP锛�0.173"锛�4.40mm 瀵級 |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 16-TSSOP |
| 鍖呰锛� | 甯跺嵎 (TR) |
| 杓稿嚭鏁�(sh霉)鐩拰椤炲瀷锛� | 4 闆诲锛屽柈妤� |
| 閲囨ǎ鐜囷紙姣忕锛夛細 | 167k |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�鐣�(d膩ng)鍓嶇8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�
AD7398/AD7399
Rev. C | Page 16 of 24
POWER-ON RESET
When the VDD power supply is turned on, an internal reset
strobe forces all the input and DAC registers to the zero-code
state. The VDD power supply should have a smooth positive
ramp without drooping in order to have consistent results,
especially in the region of VDD = 1.5 V to 2.2 V. The VSS supply
has no effect on the power-on reset performance. The DAC
register data stays at zero until a valid serial register data load
takes place.
ESD Protection Circuits
All logic input pins contain back-biased ESD protection Zeners
02179-
028
GND
VDD
DIGITAL INPUTS
5k
Figure 28. Equivalent ESD Protection Circuits
MICROPROCESSOR INTERFACING
Microprocessor interfacing to the AD7398/AD7399 is via a
serial bus that uses standard protocol compatible with DSP
processors and microcontrollers. The communications channel
requires a 3-wire interface consisting of a clock signal, a data
signal, and a synchronization signal. The AD7398/AD7399
require a 16-bit/14-bit data word with data valid on the rising edge
of CLK. The DAC update can be done automatically when all the
data is clocked in, or it can be done under control of LDAC.
ADSP-2101 to AD7398/AD7399 Interface
Figure 29 shows a serial interface between the AD7398/AD7399
and the ADSP-2101. The ADSP-2101 is set to operate in the serial
port (SPORT) transmit alternate framing mode. The ADSP-2101 is
programmed through the SPORT control register and should be
configured as follows: Internal clock operation, active low framing,
16-bit-word length. For the AD7398, transmission is initiated by
writing a word to the Tx register after the SPORT has been
enabled. For the AD7399, the first two bits are don鈥檛 care as the
AD7399 keeps the last 14 bits. Similarly, transmission is initiated
by writing a word to the Tx register after the SPORT has been
enabled. Because of the edge-triggered difference, an inverter is
required at the SCLKs between the DSP and the DAC.
02179-
029
AD7398/
AD7399
ADSP-21011
FO
LDAC
TFS
CS
DT
SDI
SCLK
CLK
1ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 29. ADSP-2101 to AD7398/AD7399 Interface
68HC11/68L11 to AD7398/AD7399 Interface
Figure 30 shows a serial interface between the AD7398/AD7399
and the 68HC11/68L11 microcontroller. SCK of the 68HC11/
68L11 drives the CLK of the DAC, and the MOSI output drives the
serial data lines SDI. CS signal is driven from one of the port lines.
The 68HC11/68L11 are configured for master mode; MSTR = 1,
CPOL = 0, and CPHA = 0. Data appearing on the MOSI output is
valid on the rising edge of SCK.
02179-
030
AD7398/
AD7399
68HC11/
68L111
PC6
LDAC
PC7
CS
MOS1
SDI
SCK
CLK
1ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 30. 68HC11/68L11 to AD7398/AD7399 Interface
MICROWIRE to AD7398/AD7399 Interface
Figure 31 shows an interface between the AD7398/AD7399 and
any MICROWIRE-compatible device. Serial data is shifted out
on the falling edge of the serial clock and into the AD7398/
AD7399 on the rising edge of the serial clock. No glue logic is
required as the DAC clocks data into the input shift register on
the rising edge.
02179-
031
AD7398/
AD7399
MICROWIRE1
SO
SDI
SCK
CLK
1ADDITIONAL PINS OMITTED FOR CLARITY.
CS
Figure 31. MICROWIRE to AD7398/AD7399 Interface
80C51/80L51 to AD7398/AD7399 Interface
A serial interface between the AD7398/AD7399 and the 80C51/
80L51 microcontroller is shown in Figure 32. TxD of the micro-
controller drives the CLK of the AD7398/AD7399, and RxD drives
the serial data line of the DAC. P3.3 is a bit-programmable pin on
the serial port that is used to drive CS.
02179-
032
AD7398/
AD7399
80C51/
80L511
P3.4
LDAC
P3.3
CS
RxD
SDI
TxD
CLK
1ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 32. 80C51/80L51 to AD7398/AD7399 Interface
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| ADA4937-1YCPZ-RL | IC ADC DIFF DRIVER 16-LFCSP |
| VE-24N-IV-F1 | CONVERTER MOD DC/DC 18.5V 150W |
| LTC6404IUD-4#TRPBF | IC AMP/DRIVER DIFF 16-QFN |
| VE-24M-IV-F4 | CONVERTER MOD DC/DC 10V 150W |
| VE-24M-IV-F3 | CONVERTER MOD DC/DC 10V 150W |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| AD7398BRUZ | 鍔熻兘鎻忚堪:IC DAC 12BIT QUAD SRL-IN 16TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:50 绯诲垪:- 瑷�(sh猫)缃檪闁�:4µs 浣嶆暩(sh霉):12 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:2 闆诲闆绘簮:鍠浕婧� 鍔熺巼鑰楁暎锛堟渶澶э級:- 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-TSSOP锛�8-MSOP锛�0.118"锛�3.00mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-uMAX 鍖呰:绠′欢 杓稿嚭鏁�(sh霉)鐩拰椤炲瀷:2 闆诲锛屽柈妤� 閲囨ǎ鐜囷紙姣忕锛�:* 鐢�(ch菐n)鍝佺洰閷勯爜闈�:1398 (CN2011-ZH PDF) |
| AD7398BRUZ | 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:IC, DAC, 12BIT, 167KSPS, TSSOP-16 |
| AD7398BRUZ-REEL7 | 鍔熻兘鎻忚堪:IC DAC 12BIT QUAD SERIAL 16TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:47 绯诲垪:- 瑷�(sh猫)缃檪闁�:2µs 浣嶆暩(sh霉):14 鏁�(sh霉)鎿�(j霉)鎺ュ彛:骞惰伅(li谩n) 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:1 闆诲闆绘簮:鍠浕婧� 鍔熺巼鑰楁暎锛堟渶澶э級:55µW 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SSOP锛�0.209"锛�5.30mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:28-SSOP 鍖呰:绠′欢 杓稿嚭鏁�(sh霉)鐩拰椤炲瀷:1 闆绘祦锛屽柈妤�锛�1 闆绘祦锛岄洐妤� 閲囨ǎ鐜囷紙姣忕锛�:* |
| AD7398BRZ | 鍔熻兘鎻忚堪:IC DAC 12BIT QUAD SRL 16-SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 瑷�(sh猫)缃檪闁�:4.5µs 浣嶆暩(sh霉):12 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶锛孲PI? 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:1 闆诲闆绘簮:鍠浕婧� 鍔熺巼鑰楁暎锛堟渶澶э級:- 宸ヤ綔婧害:-40°C ~ 125°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-SOIC锛�0.154"锛�3.90mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-SOICN 鍖呰:鍓垏甯� (CT) 杓稿嚭鏁�(sh霉)鐩拰椤炲瀷:1 闆诲锛屽柈妤碉紱1 闆诲锛岄洐妤� 閲囨ǎ鐜囷紙姣忕锛�:* 鍏跺畠鍚嶇ū:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD7398BRZ-REEL | 鍔熻兘鎻忚堪:IC DAC 12BIT QUAD SERIAL 16SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:47 绯诲垪:- 瑷�(sh猫)缃檪闁�:2µs 浣嶆暩(sh霉):14 鏁�(sh霉)鎿�(j霉)鎺ュ彛:骞惰伅(li谩n) 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:1 闆诲闆绘簮:鍠浕婧� 鍔熺巼鑰楁暎锛堟渶澶э級:55µW 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SSOP锛�0.209"锛�5.30mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:28-SSOP 鍖呰:绠′欢 杓稿嚭鏁�(sh霉)鐩拰椤炲瀷:1 闆绘祦锛屽柈妤�锛�1 闆绘祦锛岄洐妤� 閲囨ǎ鐜囷紙姣忕锛�:* |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
