- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1981 > AD7394ARZ (Analog Devices Inc)IC DAC 12BIT SERIAL 3V 14SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7394ARZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT SERIAL 3V 14SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 56 |
| 設(shè)置時間： | 60µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 1mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-SOICN |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，單極；2 電壓，雙極 |
| 采樣率（每秒）： | 17k |
AD7394/AD7395
–6–
REV. 0
PIN FUNCTION DESCRIPTIONS
Pin
No.
Name
Function
1
AGND
Analog Ground.
2VOUTA
DAC A Voltage Output.
3VREF
DAC Reference voltage input terminal. Establishes DAC full-scale output voltage. Pin can be tied to VDD pin.
4
DGND
Digital Ground. Should be tied to analog GND.
5
CS
Chip Select, active low input. Disables shift register loading when high. Does not effect
LDA or LDB operation.
6
CLK
Clock input, positive edge clocks data into shift register, MSB data bit first.
7
SDI
Serial Data Input, input data loads directly into the shift register.
8
LDA
Load DAC register strobe, level sensitive active low. Transfers shift register data to DAC A register. Asyn-
chronous active low input. See Control Logic Truth Table for operation.
9
RS
Resets DAC register to zero condition or half-scale, depending on MSB pin logic level. Asynchronous active
low input.
10
LDB
Load DAC register strobe, level-sensitive active low. Transfers shift register data to DAC B register. Asyn-
chronous active low input. See Control Logic Truth Table for operation.
11
MSB
Digital Input: Logic High presets DAC registers to half-scale 800H (sets MSB bit to one) when the RS pin is
strobed; Logic Low clears all DAC registers to zero (000H) when the RS pin is strobed.
12
SHDN
Active low shutdown control input. Does not affect register contents as long as power is present on VDD. New
data can be loaded into the shift register and DAC register during shutdown. When device is powered up the
most recent data loaded into the DAC register will control the DAC output.
13
VDD
Positive power supply input. Specified range of operation +2.7 V to +5.5 V
14
VOUTB
DAC B Voltage Output.
PIN CONFIGURATIONS
TOP VIEW
(Not to Scale)
14
13
12
11
10
9
8
1
2
3
4
5
6
7
AGND
VOUTA
VREF
DGND
CS
CLK
SDI
VOUTB
VDD
SHDN
MSB
LDB
RS
LDA
AD7394
AD7395
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7398BR | IC DAC 12BIT QUAD SRL 16-SOIC |
| AD7401AYRWZ-RL | IC MODULATOR SIGMA-DELTA 16SOIC |
| AD7401YRWZ | IC MODULATOR SIGMA-DELTA 16SOIC |
| AD7450ABRT-R2 | IC ADC 12BIT W/DIFF INP SOT-23-8 |
| AD7450BRMZ | IC ADC 12BIT DIFF IN 1MSPS 8MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7394ARZ-REEL7 | 功能描述:IC DAC 12BIT SERIAL 3V 14SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD7395 | 制造商:AD 制造商全稱:Analog Devices 功能描述:+3 V, Dual, Serial Input 12-/10-Bit DACs |
| AD7395AN | 制造商:Rochester Electronics LLC 功能描述:X2, 10-BIT, +3V UPWR DAC - Bulk 制造商:Analog Devices 功能描述:10BIT DAC MICROPOWER 7395 DIP14 |
| AD7395AR | 制造商:Rochester Electronics LLC 功能描述:X2, 10-BIT, +3V UPWR DAC - Bulk |
| AD7395AR-REEL7 | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。