參數(shù)資料
型號(hào)： AD7392AN
廠商： ANALOG DEVICES INC
元件分類： DAC
英文描述： Signal Line Circuit Protector with Three Independent Protectors
中文描述： PARALLEL, WORD INPUT LOADING, 70 us SETTLING TIME, 12-BIT DAC, PDIP20
封裝： PLASTIC, MS-001, DIP-20
文件頁(yè)數(shù)： 5/20頁(yè)
文件大?。?/td> 451K
代理商： AD7392AN
AD7392/AD7393
Rev. C | Page 13 of 20
POWER SUPPLY
The very low power consumption of the AD7392/AD7393 is
a direct result of a circuit design that optimizes the CBCMOS
process. By using the low power characteristics of CMOS for the
logic and the low noise, tight-matching of the complementary
bipolar transistors, excellent analog accuracy is achieved. One
advantage of the rail-to-rail output amplifiers used in the AD7392/
AD7393 is the wide range of usable supply voltage. The part is
fully specified and tested for operation from 2.7 V to 5.5 V.
01
12
1-
029
5V
POWER SUPPLY
5V
RETURN
FERRITE BEAD:
2 TURNS, FAIR-RITE
#2677006301
TTL/CMOS
LOGIC
CIRCUITS
+ 100F
ELECT.
+10F TO 22F
TANT.
+ 0.1F
CER.
Figure 28. Use Separate Traces to Reduce Power Supply Noise
Whether or not a separate power supply trace is available, gen-
erous supply bypassing reduces supply line induced errors. Local
supply bypassing, consisting of a 10 μF tantalum electrolytic in
parallel with a 0.1 μF ceramic capacitor, is recommended for all
applications (see Figure 29).
0
112
1-
03
0
VOUT
CS
1
20
19
17, 18
4
3
2
C
*
RS
D0 TO D11
2.7V TO 5.5V
VDD
VREF
GND
SHDN
AD7392
OR
AD7393
0.1F
10F
+
* OPTIONAL EXTERNAL
REFERENCE BYPASS
Figure 29. Recommended Supply Bypassing for the AD7392/AD7393
INPUT LOGIC LEVELS
All digital inputs are protected with a Zener-type ESD protection
structure that allows logic input voltages to exceed the VDD supply
voltage (see Figure 30). This feature is useful if the user is driving
one or more of the digital inputs with a 5 V CMOS logic input
voltage level while operating the AD7392/AD7393 on a 3 V
power supply. If this interface is used, make sure that the VOL
of the 5 V CMOS meets the VIL input requirement of the AD7392/
AD7393 operating at 3 V. See Figure 12 for a graph of digital
logic input threshold vs. operating VDD supply voltage.
01
12
1-
03
1
VDD
LOGIC
IN
GND
1k
Figure 30. Equivalent Digital Input ESD Protection
To minimize power dissipation from input logic levels that
are near the VIH and VIL logic input voltage specifications, a
Schmitt-trigger design was used that minimizes the input
buffer current consumption compared to traditional CMOS
input stages. Figure 11 is a plot of supply current vs. incremental
input voltage, showing that negligible current consumption
takes place when logic levels are in their quiescent state. The
normal crossover current still occurs during logic transitions.
A secondary advantage of this Schmitt trigger is the prevention
of false triggers that would occur with slow moving logic transi-
tions when a standard CMOS logic interface or opto-isolators
are used. Logic inputs D11 to D0, CS, RS, and SHDN all contain
the Schmitt-trigger circuits.
DIGITAL INTERFACE
The AD7392/AD7393 have a parallel data input. A functional
block diagram of the digital section is shown in Figure 31,
while Table 6 contains the truth table for the logic control
inputs. The chip select pin (CS) controls loading of data from
the data inputs on Pin D11 to Pin D0. This active low input
places the input register into a transparent state allowing the
data inputs to directly change the DAC ladder values. When
CS returns to logic high within the data setup-and-hold time
specifications, the new value of data in the input register are
latched. See Table 6 for a complete listing of conditions.
01
12
1-
0
05
Dx
CS
RS
TO
INTERNAL
DAC SWITCHES
1 OF 12 LATCHES
OF THE
DAC REGISTER
Figure 31. Digital Control Logic
Table 6. Control Logic Truth Table
CS
RS
DAC Register Function
H
Latched
L
H
Transparent
H
Latched with new data
L
Loaded with all zeros
H
Latched all zeros
1
↑ = Positive logic transition.
2 X = Don’t care.
相關(guān)PDF資料
PDF描述
AD7392AR +3 V, Parallel Input Micropower 10- and 12-Bit DACs
AD7457BRT-REEL7 Low Power, Pseudo Differential, 100 kSPS 12-Bit ADC in an 8-Lead SOT-23
AD745AN Ultralow Noise, High Speed, BiFET Op Amp
AD745JN Ultralow Noise, High Speed, BiFET Op Amp
AD7466BRM 1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7392ANZ 功能描述:IC DAC 12BIT PARALLEL 3V 20DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:*
AD7392AR 功能描述:IC DAC 12BIT PARALLEL 3V 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:*
AD7392AR-REEL 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 12-bit 20-Pin SOIC W T/R
AD7392ARZ 功能描述:IC DAC 12BIT PARALLEL 3V 20-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
AD7392ARZ 制造商:Analog Devices 功能描述:IC 12-BIT DAC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*