is sufficient gain to raise the amplitude of EIN to that r" />
<ins id="zsqrq"><sup id="zsqrq"><ins id="zsqrq"></ins></sup></ins>
<tfoot id="zsqrq"><div id="zsqrq"><dd id="zsqrq"></dd></div></tfoot>
  • <dl id="zsqrq"><strike id="zsqrq"><dl id="zsqrq"></dl></strike></dl>
  • <code id="zsqrq"><dfn id="zsqrq"><code id="zsqrq"></code></dfn></code>
    <ins id="zsqrq"><sup id="zsqrq"><ins id="zsqrq"></ins></sup></ins><small id="zsqrq"><output id="zsqrq"><kbd id="zsqrq"></kbd></output></small>
  • <small id="zsqrq"><noframes id="zsqrq">
    <em id="zsqrq"></em>
    參數(shù)資料
    型號: AD734BNZ
    廠商: Analog Devices Inc
    文件頁數(shù): 8/20頁
    文件大?。?/td> 0K
    描述: IC MULT/DIV 4-QUADRANT 14-DIP
    標準包裝: 1
    功能: 模擬乘法器
    位元/級數(shù): 四象限
    封裝/外殼: 14-DIP(0.300",7.62mm)
    供應商設備封裝: 14-PDIP
    包裝: 管件
    產(chǎn)品目錄頁面: 789 (CN2011-ZH PDF)
    AD734
    Rev. E | Page 16 of 20
    is sufficient gain to raise the amplitude of EIN to that required to
    establish an output amplitude of EC over the range of 1 V to 10 V.
    The X input of the AD734, which has finite offset voltage, can be
    troublesome at the output at high gains. The output offset is
    reduced to that of the X input (1 mV or 2 mV) by the offset
    loop comprising R3, C3, and Buffer A1. The low-pass corner
    frequency of 0.16 Hz is transformed to a high-pass corner that is
    multiplied by the gain (for example, 160 Hz at a gain of 1000).
    In applications not requiring operation down to low frequencies,
    Amplifier A1 can be eliminated, but the AD734’s input resistance
    of 50 kΩ between X1 and X2 reduces the time constant and
    increases the input offset. Using a nonpolar 20 mF tantalum
    capacitor for C1 results in the same unity-gain high-pass corner; in
    this case, the offset gain increases to 20, which is still acceptable.
    Figure 33 shows the error in the output for sinusoidal inputs at
    100 Hz, 100 kHz, and 1 MHz, with EC set to 10 V. The output
    error for any frequency between 300 Hz and 300 kHz is similar
    to that for 100 kHz. At low signal frequencies and low input
    amplitudes, the dynamics of the control loop determine the gain
    error and distortion; at high frequencies, the 200 MHz gain-
    bandwidth product of the AD734 limits the available gain.
    The output amplitude tracks EC over the range of 1 V to slightly
    more than 10 V.
    INPUT AMPLITUDE (V)
    E
    RRO
    R
    (
    d
    B)
    2
    1
    0
    –1
    –2
    0.01
    0.1
    1
    10
    0
    082
    7-
    016
    100kHz
    100Hz
    1MHz
    Figure 33. AGC Amplifier Output Error vs. Input Voltage
    WIDEBAND RMS-TO-DC CONVERTER USING U
    INTERFACE
    The AD734 is well-suited to such applications as implicit rms-
    to-dc conversion, where the AD734 implements the function
    []
    RMS
    IN
    RMS
    V
    2
    avg
    =
    (13)
    using its direct divide mode. Figure 34 shows the circuit.
    AD734
    X1
    1
    X2
    2
    U0
    3
    U1
    4
    U2
    5
    VP 14
    DD 13
    W 12
    Z1 11
    Z2 10
    Y2
    7
    ER 9
    VN 8
    Y1
    6
    +15V
    U2b
    1/2
    AD708
    1/2
    AD708
    –15V
    0.1F
    00
    82
    7-
    01
    7
    L
    C1
    47F
    C2
    1F
    VIN
    R1
    3.32k
    U2a
    L
    VO = VIN2
    Figure 34. A Two-Chip, Wideband RMS-to-DC Converter
    In this application, the AD734 and an AD708 dual op amp
    serve as a two-chip rms-to-dc converter with a 10 MHz
    bandwidth. Figure 35 shows the circuit’s performance for
    square-, sine-, and triangle-wave inputs. The circuit accepts
    signals as high as 10 V p-p with a crest factor of 1 or 1 V p-p
    with a crest factor of 10. The circuit’s response is flat to 10 MHz
    with an input of 10 V, flat to almost 5 MHz for an input of 1 V,
    and to almost 1 MHz for inputs of 100 mV. For accurate
    measurements of input levels below 100 mV, the AD734’s
    output offset (Z interface) voltage, which contributes a dc error,
    must be trimmed out.
    In the circuit shown in Figure 34, the AD734 squares the input
    signal, and its output (VIN2) is averaged by a low-pass filter that
    consists of R1 and C1 and has a corner frequency of 1 Hz. Because
    of the implicit feedback loop, this value is both the output value,
    VRMS, and the denominator in Equation 13. U2a and U2b, an
    AD708 dual dc precision op amp, serve as unity-gain buffers,
    supplying both the output voltage and driving the U interface.
    INPUT FREQUENCY (Hz)
    O
    UT
    P
    UT
    V
    O
    LT
    AG
    E
    (V
    )
    100
    10
    1
    100m
    1m
    10m
    100
    10k
    100k
    1M
    10M
    0
    08
    27-
    018
    SQUARE WAVE
    SINE WAVE
    TRI-WAVE
    Figure 35. RMS-to-DC Converter Performance
    相關(guān)PDF資料
    PDF描述
    AD534JHZ IC MULT DIV LASER TRIM TO100-10
    AD834JRZ IC MULTIPLIER 4-QUADRANT 8-SOIC
    AD734ANZ IC MULT/DIV 4-QUADRANT 14-DIP
    AD632AHZ IC PREC MULTIPLIER MONO TO100-10
    AD835ARZ IC MULTIPLIER 4-QUADRANT 8-SOIC
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    AD734BQ 功能描述:IC MULTIPLIER 4-QUADRANT 14-CDIP RoHS:否 類別:集成電路 (IC) >> 線性 - 模擬乘法器,除法器 系列:- 標準包裝:25 系列:HA 功能:模擬乘法器 位元/級數(shù):四象限 封裝/外殼:16-CDIP(0.300",7.62mm) 供應商設備封裝:16-CDIP 側(cè)面銅焊 包裝:管件
    AD734SCHIPS 制造商:AD 制造商全稱:Analog Devices 功能描述:10 MHz, 4-Quadrant Multiplier/Divider
    AD734SQ 制造商:AD 制造商全稱:Analog Devices 功能描述:10 MHz, Four-Quadrant Multiplier/Divider
    AD734SQ/883B 功能描述:增效器/分頻器 ANALOG MULTIPLIER IC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Multiplier 邏輯系列: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:Through Hole 封裝 / 箱體:PDIP-14
    AD7352 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 3 MSPS, 12-Bit, SAR ADC