參數(shù)資料
型號(hào)： AD73360LARZ-REEL
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 22/35頁(yè)
文件大?。?/td> 0K
描述： IC PROCESSOR FRONTEND 6CH 28SOIC
標(biāo)準(zhǔn)包裝： 1,000
位數(shù)： 16
通道數(shù)： 6
功率（瓦特）： 80mW
電壓 - 電源，模擬： 3V
電壓 - 電源，數(shù)字： 3V
封裝/外殼： 28-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 28-SOIC W
包裝： 帶卷 (TR)
REV. A
AD73360
–29–
APPENDIX B
Programming a Single AD73360 for Mixed Mode Operation
This section describes a typical sequence in programming a
single AD73360 to operate in Mixed Mode. The device is con-
figured in Nonframe Sync Loop-Back (see Figure 14), which
allows the DSP’s Tx Register to determine how many words are
sent to the device during one sample interval. In Nonframe
Sync Loop-Back mode care must be taken when writing to the
AD73360 that an ADC result or register read result contained
in the device’s serial register is not corrupted by a write. The
best way to avoid this is to only write control words when the
AD73360 has no more data to send. This can limit the number
of times a DSP can write to the AD73360 and is dependant on
the SCLK speed and the number of channels powered up. In
this example it is assumed that there are only two channels
powered up and that there is adequate time to transmit data
after the ADC results have been read.
In Step 1, the device has just been reset and the on first output
event the AD73360 presents an invalid ADC sample word
1.
Once this word has been received the DSP can begin transmit-
ting programming information to the AD73360. The first con-
trol word sets the sampling rate at 8 kHz. In Step 2, the DSP
instructs the AD73360 to power up channels 1 and 2 and sets
the gain of each. No data is read from the AD73360 at this
point. Steps 3 and 4 set the reference and places the part into
Mixed Mode. In Steps 5 and 6 valid ADC results are read from
the AD73360 and in Step 7 the DSP sends an instruction to the
AD73360 to change the gain of Channel 1.
NOTE
1This sequence assumes that the DSP SPORT’s Rx and Tx interrupts are
enabled. It is important to ensure there is no latency (separation) between
control words in a cascade configuration. This is especially the case when
programming Control Register B, as it contains settings for SCLK and
DMCLK rates.
DSP Tx REG
CONTROL WORD
1000 0001 0000 0011
DEVICE 1
ADC WORD 1*
0000 0000 0000 0000
DSP Rx REG
0000 0000 0000 0000
STEP 1
DON'T CARE
DSP Tx REG
CONTROL WORD
1000 0011 1111 1010
DEVICE 1
ADC WORD 1*
1011 1001 0000 0011
DSP Rx REG
0000 0000 0000 0000
STEP 2
DON'T CARE
DSP Tx REG
CONTROL WORD
1000 0010 1110 0000
DEVICE 1
ADC WORD 1*
1011 1011 1111 1010
DSP Rx REG
0000 0000 0000 0000
STEP 3
DON'T CARE
DSP Tx REG
CONTROL WORD
1000 0000 0000 0010
DEVICE 1
ADC WORD 1*
1011 1010 1110 0000
DSP Rx REG
0000 0000 0000 0000
STEP 4
DON'T CARE
DSP Tx REG
CONTROL WORD
0111 1111 1111 1111
DEVICE 1
ADC WORD 1
1000 0000 0000 0000
DSP Rx REG
1000 0000 0000 0000
STEP 5
ADC WORD 1
DSP Tx REG
CONTROL WORD
0111 1111 1111 1111
DEVICE 1
ADC WORD 2
1111 0000 0000 0000
DSP Rx REG
1111 0000 0000 0000
STEP 6
ADC WORD 2
DSP Tx REG
CONTROL WORD
1000 0011 1000 0010
DEVICE 1
INVALID DATA
xxxx xxxx xxxx xxxx
DSP Rx REG
1111 0000 0000 0000
STEP 7
ADC WORD 2
SET 8kHz SAMPLING
POWER UP CHANNEL 1&2 AND SET GAINS
POWER UP REFERENCE
SET MIXED MODE
CHANGE GAIN ON CHANNEL 1
RECEIVE VALID ADC DATA
*ADC DATA RECEIVED BY THE DSP DURING THE PROGRAMMING PHASE SHOULD NOT BE CONSIDERED VALID RESULTS
Figure 33. Programming a Single AD73360 for Operation in Mixed Mode
相關(guān)PDF資料
PDF描述
AD73360ARZ-REEL IC PROCESSOR FRONTEND 6CH 28SOIC
XRD98L23ACU-F IC 8B CCD/CIS SIG PROC 20SSOP
VE-23Z-IU CONVERTER MOD DC/DC 2V 80W
XRD9827ACU-F IC 12B CCD/CIS SIG PROC 20SSOP
ISL28197FHZ-T7 IC COMPARATOR RRIO 800NA SOT23-6
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD73360LARZ-REEL7 功能描述:IC PROCESSOR FRONTEND 6CH 28SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
AD7339 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:5 V Integrated High Speed ADC/Quad DAC System
AD7339BS 制造商:Analog Devices 功能描述:Data Acquisition System Single ADC Quad DAC 8-Bit 52-Pin MQFP
AD7339BS-REEL 制造商:Analog Devices 功能描述:Data Acquisition System Single ADC Quad DAC 8-Bit 52-Pin MQFP T/R
AD7339BSZ-REEL 功能描述:IC ADC/QUAD DAC 5V W/REF 52-MQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專(zhuān)用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類(lèi)型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤(pán)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*