- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1980 > AD7323BRUZ-REEL7 (Analog Devices Inc)IC ADC 12BIT+ SAR 4CHAN 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7323BRUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/37頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT+ SAR 4CHAN 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 500k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 17mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個(gè)單端，單極；4 個(gè)單端，雙極；2 個(gè)差分，單極；2 個(gè)差分，雙極 |
| 配用： | EVAL-AD7323CBZ-ND - BOARD EVALUATION FOR AD7323CBZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Data Sheet
AD7323
Rev. B | Page 21 of 36
8
–8
6
4
2
0
–2
–4
–6
±2.5V
RANGE
±10V
RANGE
±10V
RANGE
±5V RANGE
±2.5V
RANGE
±5V RANGE
0V TO +10V
RANGE
0V TO +10V
RANGE
±16.5V VDD/VSS
±12V VDD/VSS
05400-
039
VCC = 5V
VREF = 2.5V
PSEU
D
O
I
N
PU
T
VO
L
T
A
G
E
R
A
N
G
E
(V)
Figure 40. Pseudo Input Range with VCC = 5 V
±2.5V
RANGE
±10V
RANGE
±10V
RANGE
±5V RANGE
±2.5V
RANGE
±5V RANGE
0V TO +10V
RANGE
0V TO +10V
RANGE
±16.5V VDD/VSS
±12V VDD/VSS
4
–8
2
0
–2
–4
–6
05400-
040
VCC = 3V
VREF = 2.5V
PSEU
D
O
I
N
PU
T
VO
L
T
A
G
E
R
A
N
G
E
(V)
Figure 41. Pseudo Input Range with VCC = 3 V
DRIVER AMPLIFIER CHOICE
In applications where the harmonic distortion and signal-to-
noise ratio are critical specifications, the analog input of the
AD7323 should be driven from a low impedance source. Large
source impedances significantly affect the ac performance of the
ADC and can necessitate the use of an input buffer amplifier.
When no amplifier is used to drive the analog input, the source
impedance should be limited to low values. The maximum
source impedance depends on the amount of THD that can be
tolerated in the application. The THD increases as the source
impedance increases and performance degrades. Figure 21 and
Figure 22 show graphs of the THD vs. the analog input
frequency for various source impedances. Depending on the
input range and analog input configuration selected, the
AD7323 can handle source impedances of up to 5.5 k before
the THD starts to degrade.
Due to the programmable nature of the analog inputs on the
AD7323, the choice of op amp used to drive the inputs is a
function of the particular application and depends on the input
configuration and the analog input voltage ranges selected.
The driver amplifier must be able to settle for a full-scale step
to a 13-bit level, 0.0122%, in less than the specified acquisition
time of the AD7323. An op amp such as the AD8021 meets this
requirement when operating in single-ended mode. The AD8021
needs an external compensating NPO type of capacitor. The
AD8022 can also be used in high frequency applications where
a dual version is required. For lower frequency applications, op
the AD7323 in single-ended mode configuration.
Differential operation requires that VIN+ and VIN be simulta-
neously driven with two signals of equal amplitude that are 180°
out of phase. The common mode must be set up externally to the
AD7323. The common-mode range is determined by the REFIN/
OUT voltage, the VCC supply voltage, and the particular amplifier
used to drive the analog inputs. Differential mode with either an
ac input or a dc input provides the best THD performance over a
wide frequency range. Because not all applications have a signal
preconditioned for differential operation, there is often a need to
perform the single-ended-to-differential conversion.
This single-ended-to-differential conversion can be performed
using an op amp pair. Typical connection diagrams for an op
amp pair are shown in Figure 42 and Figure 43. In Figure 42,
the common-mode signal is applied to the noninverting input
of the second amplifier.
VIN
V+
V–
3k
1.5k
1.5k
1.5k
1.5k
10k
20k
VCOM
05400-
029
AD845
Figure 42. Single-Ended-to-Differential Configuration with the AD845
VIN
V+
V–
442
442
442
442
442
100
AD8021
442
05400-
030
Figure 43. Single-Ended-to-Differential Configuration with the AD8021
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7324BRUZ-REEL | IC ADC 12BIT+SAR 4CHAN 16-TSSOP |
| AD7327BRUZ-REEL7 | IC ADC 12BIT+ SAR 8CHAN 20TSSOP |
| AD7328BRUZ-REEL | IC ADC 12BIT+SAR 8CHAN 20-TSSOP |
| AD7329BRUZ-REEL7 | IC ADC 12BIT+SAR 8CHAN 24-TSSOP |
| AD73311ARSZ | IC ANALOG FRONT END 20-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7324 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC |
| AD7324BRUZ | 功能描述:IC ADC 12BIT+ SAR 4CHAN 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7324BRUZ-REEL | 功能描述:IC ADC 12BIT+SAR 4CHAN 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7324BRUZ-REEL7 | 功能描述:IC ADC 12BIT+ SAR 4CHAN 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7327 | 制造商:AD 制造商全稱:Analog Devices 功能描述:500 kSPS, 8-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。