- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165342 > AD7302BNZ (ANALOG DEVICES INC) 2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7302BNZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | 2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC |
| 中文描述： | PARALLEL, 8 BITS INPUT LOADING, 1.2 us SETTLING TIME, 8-BIT DAC, PDIP20 |
| 封裝： | PLASTIC, DIP-20 |
| 文件頁(yè)數(shù)： | 16/16頁(yè) |
| 文件大?。?/td> | 292K |
| 代理商： | AD7302BNZ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)
AD7302
–9–
REV. 0
GENERAL DESCRIPTION
D/A Section
The AD7302 is a dual 8-bit voltage output digital-to-analog
converter. The architecture consists of a reference amplifier, a
current source DAC followed by a current-to-voltage converter
capable of generating rail-to-rail voltages on the output of the
DAC. Figure 19 shows a block diagram of the basic DAC
architecture.
REFERENCE
AMPLIFIER
+
-
VO A/B
VDD
REFIN
AD7302
CURRENT
DAC
I/V
30k
30k
11.7k
11.7k
Figure 19. DAC Architecture
Both DAC A and DAC B outputs are internally buffered and
these output buffer amplifiers have rail-to-rail output character-
istics. The output amplifier is capable driving a load of 10 k
to
both VDD and ground in parallel with a 100 pF to ground. The
reference selection for the DAC can either be internally generated
from VDD or externally applied through the REFIN pin. A
comparator on the REFIN pin detects whether the required
reference is the internally generated reference or the externally
applied voltage to the REFIN pin. If REFIN is connected to
VDD, the reference selected is the internally generated VDD/2
reference. When an externally applied voltage is more than one
volt below VDD, the comparator selection switches to the
externally applied voltage to the REFIN pin. The range on the
external reference input is from 1.0 V to VDD/2. The output
voltage from either DAC is given by:
VO A/B = 2
× V
REF
× (N/256)
where:
VREF is the voltage applied to the external REFIN pin or
VDD/2 when the internal reference is selected.
N
is the decimal equivalent of the code loaded to the DAC
register and ranges from 0 to 255.
Reference
The AD7302 has the facility to use either an external reference
applied through the REFIN pin or an internal reference
generated from VDD. Figure 20 shows the reference input
arrangement where either the internal VDD/2 reference or the
externally applied reference can be selected.
COMPARATOR
VTH
PMOS
MUX
INT
REF
SELECTED
REFERENCE OUTPUT
VDD
REFIN
INT REF
EXT REF
Figure 20. Reference Selection Circuitry
The internal reference is selected by tying the REFIN pin to
VDD. If an external reference is to be used, this can be directly
applied to the REFIN pin; if this is 1 V below VDD, the internal
circuitry will select this externally applied reference as the
reference source for the DAC.
Digital Interface
The AD7302 contains a fast parallel interface allowing this dual
DAC to interface to industry standard microprocessors, micro-
controllers and DSP machines. There are two modes in which
this parallel interface can be configured to update the DAC
outputs. The simultaneous update mode allows simultaneous
updating of both DAC outputs. The automatic update mode
allows each DAC to be individually updated following a write
cycle. Figure 21 shows the internal logic associated with the
digital interface. The PON STRB signal is internally generated
from the power on reset circuitry and is low during the power-
on reset phase of the power-up procedure.
CLR
PON STRB
LDAC
A/B
CS
WR
CLEAR
LDAC
DAC A SEL
DAC A
CONTROL
LOGIC
ENABLE
SET SLE
MLE A
SLE A
CLR
CLEAR
LDAC
DAC B SEL
DAC B
CONTROL
LOGIC
ENABLE
SET SLE
MLE B
SLE B
Figure 21. Logic Interface
The AD7302 has a double buffered interface, which allows
for simultaneous updating of the DAC outputs. Figure 22 shows
a block diagram of the register arrangement within the AD7302.
DB7–DB0
INPUT
REGISTER
LOWER
NIBBLE
4 TO 15
DECODER
DAC
REGISTER
DRIVERS
4
15
30
8
UPPER
NIBBLE
4 TO 15
DECODER
DAC
REGISTER
DRIVERS
4
15
30
CONTROL
LOGIC
SLE
MLE
A/B
CS
WR
LDAC
CLR
Figure 22. Register Arrangement
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7302BR-REEL7 | 2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC |
| AD7302BRUZ | 2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC |
| AD7302BRZ | 2.7 V to 5.5 V, Parallel Input Dual Voltage Output 8-Bit DAC |
| AD7303BNZ | +2.7 V to +5.5 V, Serial Input, Dual Voltage Output 8-Bit DAC |
| AD7306JR-REEL | LINE TRANSCEIVER, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7302BR | 功能描述:IC DAC 8BIT DUAL 2.7V 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD7302BR-REEL | 制造商:Analog Devices 功能描述:DAC 2-CH 8-bit 20-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:3V/5V DUAL 8-BIT DAC I.C. - Tape and Reel |
| AD7302BR-REEL7 | 功能描述:IC DAC 8BIT DUAL R-R 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF) |
| AD7302BRU | 功能描述:IC DAC 8BIT DUAL R-R 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD7302BRU-REEL | 制造商:Analog Devices 功能描述:DAC 2-CH 8-bit 20-Pin TSSOP T/R 制造商:Analog Devices 功能描述:DAC 2CH 8BIT 20TSSOP - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。