- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10254 > AD7264BSTZ-5 (Analog Devices Inc)IC ADC 14BIT 2CH 500KSPS 48LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7264BSTZ-5 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT 2CH 500KSPS 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 500k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 175mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | * |
| 產(chǎn)品目錄頁面： | 777 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
Data Sheet
AD7264
Rev. B | Page 27 of 28
APPLICATION HINTS
GROUNDING AND LAYOUT
The analog and digital supplies to the AD7264 are independent
and separately pinned out to minimize coupling between the
analog and digital sections of the device. The printed circuit
board (PCB) that houses the AD7264 should be designed so
that the analog and digital sections are separated and confined
to certain areas of the board. This design facilitates the use of
ground planes that can be easily separated.
To provide optimum shielding for ground planes, a minimum
etch technique is generally best. All five AGND pins of the AD7264
should be sunk in the AGND plane. Digital and analog ground
planes should be joined in only one place. If the AD7264 is in a
system where multiple devices require an AGND to DGND
connection, the connection should still be made at only one point,
a star ground point, that should be established as close as possible
to the ground pins on the AD7264.
Avoid running digital lines under the device because this couples
noise onto the die. However, the analog ground plane should be
allowed to run under the AD7264 to avoid noise coupling. The
power supply lines to the AD7264 should use as large a trace as
possible to provide low impedance paths and reduce the effects
of glitches on the power supply line.
To avoid radiating noise to other sections of the board, fast
switching signals, such as clocks, should be shielded with digital
ground, and clock signals should never run near the analog inputs.
Avoid crossover of digital and analog signals. To reduce the effects
of feedthrough within the board, traces on opposite sides of the
board should run at right angles to each other. A microstrip
technique is the best method but is not always possible with a
double-sided board. In this technique, the component side of
the board is dedicated to ground planes, while signals are placed
on the solder side.
Good decoupling is also important. All analog supplies should
be decoupled with 10 μF tantalum capacitors in parallel with
100 nF capacitors to GND. To achieve the best results from
these decoupling components, they must be placed as close as
possible to the device, ideally right up against the device. The
0.1 μF capacitors should have low effective series resistance
(ESR) and low effective series inductance (ESI), such as the
common ceramic types or surface-mount types. These low ESR
and low ESI capacitors provide a low impedance path to ground
at high frequencies to handle transient currents due to internal
logic switching.
PCB DESIGN GUIDELINES FOR LFCSP
The lands on the chip scale package (CP-48-1) are rectangular.
The PCB pad for these should be 0.1 mm longer than the package
land length, and 0.05 mm wider than the package land width,
leaving a portion of the pad exposed. To ensure that the solder
joint size is maximized, the land should be centered on the pad.
The bottom of the chip scale package has a thermal pad. The
thermal pad on the PCB should be at least as large as the exposed
pad. On the PCB, there should be a clearance of at least 0.25 mm
between the thermal pad and the inner edges of the pad pattern
to ensure that shorting is avoided.
To improve thermal performance of the package, use thermal vias
on the PCB, incorporating them in the thermal pad at 1.2 mm
pitch grid. The via diameter should be between 0.3 mm and
0.33 mm, and the via barrel should be plated with 1 oz copper
to plug the via. The user should connect the PCB thermal pad
to AGND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-23W-CU-F4 | CONVERTER MOD DC/DC 5.5V 200W |
| VI-23W-CU-F3 | CONVERTER MOD DC/DC 5.5V 200W |
| VE-22T-MX-F3 | CONVERTER MOD DC/DC 6.5V 75W |
| LTC2226CUH#PBF | IC ADC 12BIT 25MSPS SAMPL 32-QFN |
| AD7264BCPZ-5 | IC ADC 14BIT 2CH 500KSPS 48LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7264BSTZ-5-RL7 | 功能描述:IC ADC 14BIT 2CH 500KSPS 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7264BSTZ-RL7 | 功能描述:IC ADC 14BIT 2CH 1MSPS 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7265 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
| AD7265ACP | 制造商:Analog Devices 功能描述: |
| AD7265ASU | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。