- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8882 > AD7244JRZ (Analog Devices Inc)IC DAC 14BIT LC2MOS DUAL 28SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7244JRZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT LC2MOS DUAL 28SOIC |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 1 |
| 設置時間： | 4µs |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 2 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 195mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 28-SOIC W |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，雙極 |
| 采樣率（每秒）： | 250k |
| 產(chǎn)品目錄頁面： | 784 (CN2011-ZH PDF) |
AD7242/AD7244
REV. A
–5–
AD7242/AD7244 PIN FUNCTION DESCRIPTION
DIP
Pin No.
Mnemonic
Description
1
LDACA
Load DAC, Logic Input. A new word is transferred into DAC Latch A from input Latch A on the fall-
ing edge of this signal. If LDACA is hard-wired low, data is transferred from input Latch A to DAC
Latch A on the sixteenth falling edge of TCLKA after TFSA goes low.
2
TFSA
Transmit Frame Synchronization, Logic Input. This is a frame or synchronization signal for DACA
data with serial data expected after the falling edge of this signal.
3
DTA
Transmit Data, Logic Input. This is the data input which is used in conjunction with TFSA and
TCLKA to transfer serial data to input Latch A.
4
TCLKA
Transmit Clock, Logic Input. Serial data bits for DACA are latched on the falling edge of TCLKA
when TFSA is low.
5
DGND
Digital Ground. Both DGND pins for the device must be tied together at the device.
6
TP1
Test Pin 1. Used when testing the device. Do not connect anything to this pin.
7VDD
Positive Power Supply, 5 V
± 5%. Both V
DD pins for the device must be tied together at the device.
8
AGND
Analog Ground. Both AGND pins for the device must be tied together at the device.
9VOUTB
Analog Output Voltage from DACB. This output comes from a buffer amplifier. The range is bipolar,
±3 V with REF INB = +3 V.
10
VSS
Negative Power Supply, –5 V
± 5%. Both V
SS pins for the device must be tied together at the device.
11
TP2
Test Pin 2. Used when testing the device. Do not connect anything to this pin.
12
REF INB
DACB Voltage Reference Input. The voltage reference for DACB is applied to this pin. It is internally
buffered before being applied to DACB. The nominal reference voltage for correct operation of the
AD7242/AD7244 is 3 V.
13
LDACB
Load DAC, Logic Input. A new word is transferred into DAC Latch B from input Latch B on the fall-
ing edge of this signal. If LDACB is hard-wired low, data is transferred from input Latch B to DAC
Latch B on the sixteenth falling edge of TCLKB after TFSB goes low.
14
TFSB
Transmit Frame Synchronization, Logic Input. This is a frame or synchronization signal for DACB
data with serial data expected after the falling edge of this signal.
15
DTB
Transmit Data, Logic Input. This is the data input used in conjunction with TFSB and TCLKB to
transfer serial data to input Latch B.
16
TCLKB
Transmit Clock, Logic Input. Serial data bits for DACB are latched on the falling edge of TCLKB
when TFSB is low.
17
DGND
Digital Ground. Both DGND pins for the device must be tied together at the device.
18
TP3
Test Pin 3. Used when testing the device. Do not connect anything to this pin.
19
VDD
Positive Power Supply, 5 V
± 5%. Both V
DD pins for the device must be tied together at the device.
20
AGND
Analog Ground. Both AGND pins for the device must be tied together at the device.
21
VOUTA
Analog Output Voltage from DACA. This output comes from a buffer amplifier. The range is bipolar,
±3 V with REF INA = +3 V.
22
VSS
Negative Power Supply, –5 V
± 5%. Both V
SS pins for the device must be tied together at the device.
23
REF OUT
Voltage Reference Output. To operate the DACs with this internal reference, REF OUT should be
connected to both REF INA and REF INB. The external load capability of the reference is 500
A.
24
REF INA
DACA Voltage Reference Input. The voltage reference for DACA is applied to this pin. It is internally
buffered before being applied to DACA. The nominal reference voltage for correct operation of the
AD7242/AD7244 is 3 V.
相關PDF資料 |
PDF描述 |
|---|---|
| MS27474E24A4P | CONN RCPT 56POS JAM NUT W/PINS |
| D38999/20KH21SB | CONN RCPT 21POS WALL MNT W/SCKT |
| M83723/77G10066 | CONN PLUG 6POS STRAIGHT W/SCKT |
| MS3110F22-41P | CONN RCPT 41POS WALL MNT W/PINS |
| AD9785BSVZ | IC DAC 12BIT 800MSPS 100TQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7244JRZ | 制造商:Analog Devices 功能描述:D/A Converter (D-A) IC |
| AD7244JRZ-REEL | 功能描述:IC DAC 14BIT LC2MOS DUAL 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7244SQ/883B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:14-Bit Digital-to-Analog Converter |
| AD7244SQ3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs |
| AD7245 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS 12-Bit DACPORT |
發(fā)布緊急采購，3分鐘左右您將得到回復。