- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10281 > AD7193BCPZ-RL7 (Analog Devices Inc)IC ADC 24BIT SPI 4.8KHZ 32LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7193BCPZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/57頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT SPI 4.8KHZ 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 4.8k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-WQ（5x5） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個(gè)差分，單極；4 個(gè)差分，雙極；8 個(gè)偽差分，單極；8 個(gè)偽差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
Data Sheet
AD7193
Rev. D | Page 25 of 56
Bit Location
Bit Name
Description
MR12
CLK_DIV
Clock divide-by-2. When CLK_DIV is set, the master clock is divided by 2. For normal conversions, set this
bit to 0. When performing internal full-scale calibrations, this bit must be set when AVDD is less than
4.75 V. The calibration accuracy is optimized when chop is enabled and a low output data rate is used
while performing the calibration. When AVDD is greater than or equal to 4.75 V, it is not compulsory to set
the CLK_DIV bit when performing internal full-scale calibrations.
MR11
Single
Single cycle conversion enable bit. When this bit is set, the AD7193 settles in one conversion cycle so
that it functions as a zero latency ADC. This bit has no effect when multiple analog input channels are
enabled or when the single conversion mode is selected. If the average + decimate filter is enabled, this
bit (single) does not have an effect on the conversions unless chopping is also enabled.
MR10
REJ60
This bit enables a notch at 60 Hz when the first notch of the sinc filter is at 50 Hz. When REJ60 is set, a
filter notch is placed at 60 Hz when the sinc filter first notch is at 50 Hz. This allows simultaneous 50 Hz/
60 Hz rejection.
MR9 to MR0
FS9 to FS0
Filter output data rate select bits. The 10 bits of data programmed into these bits determine the filter
cutoff frequency, the position of the first notch of the filter, and the output data rate for the part. In
association with the gain selection, they also determine the output noise and, therefore, the effective
resolution of the device (see Table 7 through Table 15).
When chop is disabled, fast settling mode is disabled and continuous conversion mode is selected.
Output Data Rate = (MCLK/1024)/FS
where FS is the decimal equivalent of the code in Bit FS0 to Bit FS9 within the range of 1 to 1023, and
MCLK is the master clock frequency.
With a nominal MCLK of 4.92 MHz, this results in an output data rate from 4.69 Hz to 4.8 kHz. With chop
disabled and fast settling mode disabled, the first notch frequency is equal to the output data rate when
converting on a single channel.
When chop is enabled (fast settling mode disabled)
Output Data Rate = (MCLK/1024)/(N × FS)
where FS is the decimal equivalent of the code in Bit FS0 to Bit FS9 within the range of 1 to 1023, and
MCLK is the master clock frequency.
With a nominal MCLK of 4.92 MHz, this results in a conversion rate from 4.69/N Hz to 4.8/N kHz, where N
is the order of the sinc filter. The first notch frequency of the sinc filter is equal to
N × Output Data Rate
The chopping introduces notches at odd integer multiples of
Output Data Rate/2
Table 21. Operating Modes (MD)
MD2
MD1
MD0
Mode
0
Continuous conversion mode (default). In continuous conversion mode, the ADC continuously performs
conversions and places the result in the data register. The DOUT/RDY pin and the RDY bit in the status register go
low when a conversion is complete. The user can read these conversions by setting the CREAD bit in the commun-
ications register to 1, which enables continuous read. When continuous read is enabled, the conversions are
automatically placed on the DOUT line when SCLK pulses are applied. Alternatively, the user can instruct the ADC to
output each conversion by writing to the communications register. After power-on, a reset, or a reconfiguration of
the ADC, the complete settling time of the filter is required to generate the first valid conversion. Subsequent
conversions are available at the selected output data rate, which is dependent on filter choice.
0
1
Single conversion mode. When single conversion mode is selected, the ADC powers up and performs a single
conversion on the selected channel. The internal clock requires up to 1 ms to power up and settle. The ADC then
performs the conversion, which requires the complete settling time of the filter. The conversion result is placed in
the data register. RDY goes low, and the ADC returns to power-down mode. The conversion remains in the data
register until another conversion is performed. RDY remains active (low) until the data is read or another conversion
is performed.
0
1
0
Idle mode. In idle mode, the ADC filter and modulator are held in a reset state even though the modulator clocks
continue to be provided.
0
1
Power-down mode. In power-down mode, all AD7193 circuitry, except the bridge power-down switch, is powered
down. The bridge power-down switch remains active because the user may need to power up the sensor prior to
powering up the AD7193 for settling reasons. The external crystal, if selected, remains active.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-27T-MX-S | CONVERTER MOD DC/DC 6.5V 75W |
| MS27497E10A99SA | CONN RCPT 7POS WALL MNT W/SCKT |
| AD7193BCPZ-RL | IC ADC 24BIT SPI 4.8KHZ 32LFCSP |
| AD7898AR-3REEL7 | IC ADC 12BIT SRL HS 5V 8-SOIC |
| VI-2TW-MX-S | CONVERTER MOD DC/DC 5.5V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7193BRUZ | 功能描述:IC ADC 24BIT SPI 4.8K 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7193BRUZ | 制造商:Analog Devices 功能描述:IC ADC 24BIT 4.8KHZ TSSOP-28 |
| AD7193BRUZ-REEL | 功能描述:IC ADC 24BIT SPI 4.8KHZ 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD7194 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA |
| AD7194BCPZ | 功能描述:IC ADC 24BIT SPI 4.8K 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。