參數(shù)資料
型號(hào)： AD7190BRUZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 22/41頁(yè)
文件大?。?/td> 0K
描述： IC ADC 2CH 24BIT W/PGA 24TSSOP
產(chǎn)品培訓(xùn)模塊： Weigh Scale Introduction
設(shè)計(jì)資源： Precision Weigh Scale Design Using AD7190 with Internal PGA (CN0102)
特色產(chǎn)品： AD7190 Sigma-Delta Converter
標(biāo)準(zhǔn)包裝： 62
位數(shù)： 24
采樣率（每秒）： 4.8k
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 105°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 24-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 24-TSSOP
包裝： 管件
輸入數(shù)目和類(lèi)型： 2 個(gè)差分，雙極；4 個(gè)偽差分，雙極
產(chǎn)品目錄頁(yè)面： 777 (CN2011-ZH PDF)
AD7190
Data Sheet
Rev. C | Page 28 of 40
50 Hz/60 Hz Rejection
Normal mode rejection is one of the main functions of the
digital filter. With chop disabled, 50 Hz rejection is obtained
when the output data rate is set to 50 Hz, whereas 60 Hz
rejection is achieved when the output data rate is set to 60 Hz.
Simultaneous 50 Hz/60 Hz rejection is obtained when the
output data rate is set to 10 Hz. Simultaneous 50 Hz/60 Hz
rejection can also be achieved using the REJ60 bit in the mode
register. When the output data rate is programmed to 50 Hz and
the REJ60 bit is set to 1, notches are placed at both 50 Hz and
60 Hz.
Figure 23 and Figure 24 show the frequency response of the
sinc4 and sinc3 filters, respectively, when the output data rate is
programmed to 50 Hz and REJ60 is set to 1.
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
0
25
50
75
100
125
150
FILTE
R
GA
IN
(
dB
)
FREQUENCY (Hz)
07640-
017
Figure 23. Sinc4 Filter Response (50 Hz Output Data Rate, REJ60 = 1)
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
0
25
50
75
100
125
150
FILTE
R
GA
IN
(
dB
)
FREQUENCY (Hz)
07640-
018
Figure 24. Sinc3 Filter Response (50 Hz Output Data Rate, REJ60 = 1)
Again, the sinc4 filter provides better 50 Hz/60 Hz rejection
than the sinc3 filter. In addition, better stop-band attenuation is
achieved with the sinc4 filter.
When chop is enabled, lower output data rates must be used to
achieve 50 Hz and 60 Hz rejection. With REJ60 set to 1, an output
data rate of 12.5 Hz gives simultaneous 50 Hz/60 Hz rejection
when the sinc4 filter is selected, whereas an output data rate of
16.7 Hz gives simultaneous 50 Hz/ 60 Hz rejection when the sinc3
filter is used. Figure 25 and Figure 26 show the filter response for
both output data rates when REJ60 is set to 1.
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
0
25
50
75
100
125
150
FILTE
R
GA
IN
(
dB
)
FREQUENCY (Hz)
07640-
125
Figure 25. Sinc4 Filter Response (12.5 Hz Output Data Rate,
Chop Enabled, REJ60 = 1)
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
0
25
50
75
100
125
150
FILTE
R
GA
IN
(
dB
)
FREQUENCY (Hz)
07640-
126
Figure 26. Sinc3 Filter Response (16.7 Hz Output Data Rate,
Chop Enabled, REJ60 = 1)
Zero Latency
Zero latency is enabled by setting the SINGLE bit in the mode
register to 1. With zero latency, the complete settling time is
allowed for each conversion. Therefore,
fADC = 1/tSETTLE
Zero latency means that the output data rate is constant
irrespective of the number of analog input channels enabled;
the user does not need to consider the effects of channel
changes on the output data rate. The disadvantages of zero
latency are the increased noise for a given output data rate
compared with the nonzero latency mode. For example, when
zero latency is not enabled, the AD7190 has a noise-free
resolution of 18.5 bits when the output data rate is 50 Hz and
the gain is set to 128. When zero latency is enabled, the ADC
has a resolution of 17.5 bits peak-to-peak when the output data
rate is 50 Hz. The filter response also changes. Figure 19 shows
the filter response for the sinc4 filter when the output data rate
is 50 Hz (zero latency disabled). Figure 27 shows the filter
response when zero latency is enabled and the output data rate
相關(guān)PDF資料
PDF描述
AD7715ARZ-5 IC ADC 16BIT SIGMA-DELTA 16-SOIC
AD7766BRUZ-2 IC ADC 24BIT 32KSPS SAR 16TSSOP
LM2901VDG IC COMP QUAD SGL SUPPLY 14SOIC
LTC1598LCG#PBF IC A/D CONV 12BIT SRL 8CH 24SSOP
AD7766BRUZ-1 IC ADC 24BIT 64KSPS SAR 16TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7190BRUZ 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, 4.8KSPS, TSSOP-24
AD7190BRUZ-REEL 功能描述:IC ADC 2CH 24BIT W/PGA 24TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極
AD7190WBRUZ 功能描述:24 Bit Analog to Digital Converter 2, 4 Input 1 Sigma-Delta 24-TSSOP 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:4.8k 輸入數(shù):2，4 輸入類(lèi)型:差分，個(gè)偽差分 數(shù)據(jù)接口:SPI，DSP 配置:MUX-PGA-ADC 無(wú)線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):三角積分 參考類(lèi)型:外部， 內(nèi)部 電壓 - 電源，模擬:5V 電壓 - 電源，數(shù)字:2.7 V ~ 5.25 V 特性:PGA，溫度傳感器 工作溫度:-40°C ~ 105°C 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:24-TSSOP 標(biāo)準(zhǔn)包裝:1
AD7190WBRUZ-RL 制造商:Analog Devices 功能描述:
AD7191 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Pin-Programmable, Ultralow Noise, 24-Bit, Sigma-Delta ADC for Bridge Sensors
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*