- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10032 > AD678KD (Analog Devices Inc)IC ADC 12BIT SAMPLING 28-CDIP PDF資料下載
參數(shù)資料
| 型號： | AD678KD |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/14頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT SAMPLING 28-CDIP |
| 標準包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 200k |
| 數(shù)據接口： | 并聯(lián) |
| 轉換器數(shù)目： | 2 |
| 功率耗散（最大）： | 745mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 28-CDIP（0.605"，15.37mm） |
| 供應商設備封裝： | 28-CDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個單端，單極；1 個單端，雙極 |
AD678
REV. C
–12–
AD678 TO TMS320C25
In Figure 14 the AD678 is mapped into the TMS320C25 I/O
space. AD678 conversions are initiated by issuing an OUT
instruction to Port 8. EOC status and the conversion result are
read in with an IN instruction to Port 8. A single wait state is
inserted by generating the processor READY input from
IS,
Port 8 and
MSC. This configuration supports processor clock
speeds of 20 MHz and is capable of supporting processor clock
speeds of 40 MHz if a NOP instruction follows each AD678
read instruction.
AD678 TO 80186
Figure 15 shows the AD678 interfaced to the 80186 micro-
processor. This interface allows the 80186’s built-in DMA con-
troller to transfer the AD678 output into a RAM based FIFO
buffer of any length, with no microprocessor intervention.
In this application the AD678 is configured in the asynchronous
mode, which allows conversions to be initiated by an external
trigger source independent of the microprocessor clock. After
each conversion, the AD678 EOC signal generates a DMA
request to Channel 1 (DRQ1). The subsequent DMA READ
operation resets the interrupt latch. The system designer must
assign a sufficient priority to the DMA channel to ensure that
the DMA request will be serviced before the completion of the
next conversion. This configuration can be used with 6 MHz
and 8 MHz 80186 processors.
AD678 TO ANALOG DEVICES ADSP-2101
Figure 16 demonstrates the AD678 interfaced to an ADSP-2101.
With a clock frequency of 12.5 MHz, and instruction execution in
one 80 ns cycle, the digital signal processor supports the AD678
interface with one wait state.
The converter is configured to run asynchronously using a sam-
pling clock. The EOC output of the AD678 gets asserted at the
end of each conversion and causes an interrupt. Upon interrupt,
the ADSP-2101 immediately asserts its FO pin LOW. In the
following cycle, the processor starts a data memory read by pro-
viding an address on the DMA bus. The decoded address gener-
ates
OE for the converter, and the high byte of the conversion
result is read over the data bus. The read operation is extended
with one wait state and thus started and completed within two
processor cycles (160 ns). Next, the ADSP-2101 asserts its FO
pin HIGH. This allows the processor to start reading the lower
byte of data. This read operation executes in a similar manner to
the first and is completed during the next 160 ns.
AD678 TO ANALOG DEVICES ADSP-2100A
Figure 17 demonstrates the AD678 interfaced to an ADSP-2100A.
With a clock frequency of 12.5 MHz, and instruction execution
in one 80 ns cycle, the digital signal processor will support the
AD678 data memory interface with three hardware wait states.
The converter is configured to run asynchronously using a sam-
pling clock. The EOC output of the AD678 gets asserted at the
end of each conversion and causes an interrupt. Upon interrupt,
the ADSP-2100A immediately executes a data memory write
instruction which asserts
HBE. In the following cycle, the pro-
cessor starts a data memory read (high byte read) by providing
an address on the DMA bus. The decoded address generates
OE for the converter. OE, together with logic and latch, is used
to force the ADSP-2100A into a one cycle wait state by generat-
ing DMACK. The read operation is thus started and completed
within two processor cycles (160 ns).
HBE is released during
“high byte read.” This allows the processor to read the lower
byte of data as soon as “high byte read” is complete. The low
byte read operation executes in a similar manner to the first and
is completed during the next 160 ns.
Figure 14. AD678 to TMS320C25 Interface
Figure 15. AD678 to 80186 DMA Interface
Figure 16. AD678 to ADSP-2101 Interface
Figure 17. AD678 to ADSP-2100A Interface
相關PDF資料 |
PDF描述 |
|---|---|
| VI-BNX-IV-F4 | CONVERTER MOD DC/DC 5.2V 150W |
| VI-BNX-IV-F3 | CONVERTER MOD DC/DC 5.2V 150W |
| LTC2285IUP#TRPBF | IC ADC DUAL 14BIT 125MSPS 64QFN |
| MS27474T14A18S | CONN RCPT 18POS JAM NUT W/SCKT |
| LTC1520CS#PBF | IC LINE RCVR HS QUAD 16-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD678KN | 制造商:Analog Devices 功能描述:ADC Single Flash 200ksps 12-bit Parallel 28-Pin PDIP W |
| AD678KNZ | 功能描述:IC ADC 12BIT SAMPLING 28DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD678KP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit |
| AD678SD | 制造商:Analog Devices 功能描述:ADC SGL FLASH 200KSPS 12-BIT PARALLEL 28PIN SBDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:IC - 12-BIT SAMPLING ADC - Bulk 制造商:Analog Devices 功能描述:IC ADC 12BIT SAMPLING 28-CDIP 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC IC 12-BIT 200 kSPS Complete SAMPLING 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| AD678SD/883B | 功能描述:模數(shù)轉換器 - ADC IC 12-BIT 200 kSPS Complete SAMPLING RoHS:否 制造商:Analog Devices 通道數(shù)量: 結構: 轉換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體: |
發(fā)布緊急采購，3分鐘左右您將得到回復。