(TMIN to TMAX, V<" />
參數(shù)資料
型號: AD677BD
廠商: Analog Devices Inc
文件頁數(shù): 11/16頁
文件大?。?/td> 0K
描述: IC ADC 16BIT SAMPLING 16-CDIP
標準包裝: 1
位數(shù): 16
采樣率(每秒): 100k
數(shù)據(jù)接口: DSP,串行
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 480mW
電壓電源: 模擬和數(shù)字,雙 ±
工作溫度: -40°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 16-CDIP(0.300",7.62mm)
供應商設(shè)備封裝: 16-CDIP 側(cè)面銅焊
包裝: 管件
輸入數(shù)目和類型: 1 個單端,雙極
配用: AD677-EB-ND - BOARD EVAL SAMPLING ADC AD677
AD677
REV. A
–4–
(TMIN to TMAX, VCC = +12 V
5%, VEE = –12 V
5%, VDD = +5 V
10%)
1
TIMING SPECIFICATIONS
Parameter
Symbol
Min
Typ
Max
Units
Conversion Period
2, 3
tC
10
1000
s
CLK Period
4
tCLK
480
ns
Calibration Time
tCT
85532
tCLK
Sampling Time
tS
2
s
Last CLK to SAMPLE Delay
5
tLCS
2.1
s
SAMPLE Low
tSL
100
ns
SAMPLE to Busy Delay
tSS
30
75
ns
1st CLK Delay
tFCD
50
ns
CLK Low
6
tCL
50
ns
CLK High
6
tCH
50
ns
CLK to BUSY Delay
tCB
180
300
ns
CLK to SDATA Valid
tCD
50
100
175
ns
CLK to SCLK High
tCSH
100
180
300
ns
SCLK Low
tSCL
50
80
ns
SDATA to SCLK High
tDSH
50
80
ns
CAL High Time
tCALH
50
ns
CAL to BUSY Delay
tCALB
15
50
ns
NOTES
1See the “CONVERSION CONTROL” and “AUTOCALIBRATION” sections for detailed explanations of the above timing.
2Depends upon external clock frequency; includes acquisition time and conversion time. The maximum conversion period is specified to account for the droop of the
internal sample/hold function. Operation at slower rates may degrade performance.
3t
C = tFCD + 16
× t
CLK + tLCS.
4580 ns is recommended for optimal accuracy over temperature (not necessary during calibration cycle).
5If SAMPLE goes high before the 17th CLK pulse, the device will start sampling approximately 100 ns after the rising edge of the 17th CLK pulse.
6t
CH + tCL = tCLK and must be greater than 480 ns.
CAL
(INPUT)
BUSY
(OUTPUT)
CLK
*
(INPUT)
t
CT
t
CALH
t
CALB
t
CB
t
FCD
85530
85531
85532
1
23
t
CL
t
CH
t
CLK
*SHADED PORTIONS OF INPUT SIGNALS ARE OPTIONAL. FOR BEST PERFORMANCE, WE
RECOMMEND THAT THESE SIGNALS BE HELD LOW EXCEPT WHEN EXPLICITY SHOWN HIGH.
Figure 1. Calibration Timing
t
CB
BUSY
(OUTPUT)
t
FCD
t
CH
*SHADED PORTIONS OF INPUT SIGNALS ARE OPTIONAL. FOR BEST PERFORMANCE, WE
RECOMMEND THAT THESE SIGNALS BE HELD LOW EXCEPT WHEN EXPLICITY SHOWN HIGH.
SAMPLE*
(INPUT)
t
S
CLK
*
(INPUT)
1
23
15
16
17
t
S
t
LCS
MSB
BIT
2
BIT
15
BIT
13
BIT
14
BIT
16
SCLK
(OUTPUT)
SDATA
(OUTPUT)
OLD BIT 16
t
C
t
CD
t
SCL
t
DSH
t
SB
t
SL
t
CLK
t
CSH
t
CL
Figure 2. General Conversion Timing
相關(guān)PDF資料
PDF描述
AD678BJ IC ADC 12BIT SAMPLING 44-JLCC
AD679BJ IC ADC 14BIT SAMPLING 44-JLCC
AD7111BQ IC DAC LOGARITHMIC 16-CDIP
AD7170BCPZ-REEL7 IC ADC 12BIT SIGMA-DELTA 10LFCSP
AD7171BCPZ-REEL7 IC ADC 16BIT SER 125HZ 10LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD677-EB 功能描述:BOARD EVAL SAMPLING ADC AD677 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
AD677JD 功能描述:IC ADC 16BIT SAMPLING 16-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD677JN 功能描述:IC ADC 16BIT SAMPLING 16-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD677JNZ 功能描述:IC ADC 16BIT SAMPLING 16-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端,單極;2 個差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD677JNZ 制造商:Analog Devices 功能描述:IC 16-BIT ADC