- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10131 > AD670JN (Analog Devices Inc)IC ADC 8BIT SGNL COND 20-DIP PDF資料下載
參數(shù)資料
| 型號： | AD670JN |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/12頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 8BIT SGNL COND 20-DIP |
| 標(biāo)準(zhǔn)包裝： | 18 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 10k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 450mW |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 20-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 20-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個差分，單極；1 個差分，雙極 |
AD670
REV. A
–7–
Table III. AD670 TIMING SPECIFICATIONS
@ +25 C
Symbol
Parameter
Min
Typ
Max
Units
WRITE/CONVERT START MODE
tW
Write/Start Pulse Width
300
ns
tDS
Input Data Setup Time
200
ns
tDH
Input Data Hold
10
ns
tRWC
Read/Write Setup Before Control
0
ns
tDC
Delay to Convert Start
700
ns
tC
Conversion Time
10
s
READ MODE
tR
Read Time
250
ns
tSD
Delay from Status Low to Data Read
250
ns
tTD
Bus Access Time
200
250
ns
tDH
Data Hold Time
25
ns
tDT
Output Float Delay
150
ns
tRT
R/W before CE or CS low
0
ns
Boldface indicates parameters tested 100% unless otherwise noted. See Specifications page for explanation.
6b. Bipolar
6c. Full Scale (Unipolar)
Figure 6. Transfer Curves
CONTROL AND TIMING OF THE AD670
Control Logic
The AD670 contains on-chip logic to provide conversion and
data read operations from signals commonly available in micro-
processor systems. Figure 7 shows the internal logic circuitry of
the AD670. The control signals, CE, CS, and R/W control the
operation of the converter. The read or write function is deter-
mined by R/W when both CS and CE are low as shown in
Table II. If all three control inputs are held low longer than the
conversion time, the device will continuously convert until one
input, CE, CS, or R/W is brought high. The relative timing of
these signals is discussed later in this section.
Figure 7. Control Logic Block Diagram
Table II. AD670 Control Signal Truth Table
R/W
CS
CE
OPERATION
0
WRITE/CONVERT
1
0
READ
X
1
NONE
X
1
X
NONE
Timing
The AD670 is easily interfaced to a variety of microprocessors
and other digital systems. The following discussion of the timing
requirements of the AD670 control signals will provide the de-
signer with useful insight into the operation of the device.
Write/Convert Start Cycle
Figure 8 shows a complete timing diagram for the write/convert
start cycle. CS (chip select) and CE (chip enable) are active low
and are interchangeable signals. Both CS and CE must be low
for the converter to read or start a conversion. The minimum
pulse width, tW, on either CS or CE is 300 ns to start a
conversion.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9240ASRL | IC ADC 14BIT 10MSPS 44-MQFP |
| VI-23V-IW-F1 | CONVERTER MOD DC/DC 5.8V 100W |
| AD7572AJN10 | IC ADC 12BIT LC2MOS HS 24-DIP |
| VI-22W-IW-F2 | CONVERTER MOD DC/DC 5.5V 100W |
| VI-242-IU-F3 | CONVERTER MOD DC/DC 15V 200W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD670JNZ | 功能描述:IC ADC 8BIT SGNL COND 20-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD670JNZ | 制造商:Analog Devices 功能描述:IC 8-BIT ADC |
| AD670JP | 功能描述:IC ADC 8BIT SGNL COND 20-PLCC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD670JP-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 8-bit Parallel 20-Pin PLCC T/R |
| AD670JP-REEL7 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。