- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5689 > AD606JRZ-REEL7 (Analog Devices Inc)IC AMP LOG LP 1.2MA 16SOIC PDF資料下載
參數(shù)資料
| 型號： | AD606JRZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP LOG LP 1.2MA 16SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 放大器類型： | 對數(shù) |
| 電路數(shù)： | 1 |
| 輸出類型： | 差分 |
| 電流 - 輸入偏壓： | 4µA |
| 電流 - 電源： | 13mA |
| 電流 - 輸出 / 通道： | 1.2mA |
| 電壓 - 電源，單路/雙路(±)： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
AD606
REV. B
–5–
ILOG and OPCM (output common, which is usually grounded).
The nominal slope at this point is 18.75 mV/dB (375 mV/
decade).
In applications where VLOG is taken to an A/D converter which
allows the use of an external reference, this reference input
should also be connected to the same +5 V supply. The power
supply voltage may be in the range +4.5 V to +5.5 V, providing
a range of slopes from nominally 33.75 mV/dB (675 mV/ de-
cade) to 41.25 mV/dB (825 mV/decade).
A buffer amplifier, having a gain of two, provides a final output
scaling at VLOG of 37.5 mV/dB (750 mV/decade). This low-
impedance output can run from close to ground to over +4 V
(using the recommended +5 V supply) and is tolerant of resis-
tive and capacitive loads. Further filtering is provided by a con-
jugate pole pair, formed by internal capacitors which are an
integral part of the output buffer. The corner frequency of the
overall filter is 2 MHz, and the 10%–90% rise time is 150 ns.
Later, we will show how the slope and intercept can be altered
using simple external adjustments. The direct buffer input
BFIN is used in these cases.
The last limiter output is available as complementary currents
from open collectors at pins LMHI and LMLO. These currents
are each 1.2 mA typical with LADJ grounded and may be con-
verted to voltages using external load resistors connected to
VPOS; typically, a 200
resistor is used on just one output.
The voltage gain is then over 90 dB, resulting in a hard-limited
output for all input levels down to the noise floor. The phasing
is such that the voltage at LMHI goes high when the input
(INHI to INLO) is positive. The overall delay time from the
signal inputs to the limiter outputs is 8 ns. Of particular impor-
tance is the phase stability of these outputs versus input level. At
50 MHz, the phase typically remains within
±4° from –70 dBm
to +5 dBm. The rise time of this output (essentially a square
wave) is about 1.2 ns, resulting in clean operation to more than
70 MHz.
for that converter should be a fractional part of VPOS, if possible.
The slope is essentially independent of temperature.
The intercept PX is essentially independent of either the supply
voltage or temperature. However, the AD606 is not factory
calibrated, and both the slope and intercept may need to be
externally adjusted. Following calibration, the conformance to
an ideal logarithmic law will be found to be very close, particu-
larly at moderate frequencies (see Figure 14), and still accept-
able at the upper end of the frequency range (Figure 15).
CIRCUIT DESCRIPTION
Figure 2 is a block diagram of the AD606, which is a complete
logarithmic amplifier system in monolithic form. It uses a total
of nine limiting amplifiers in a “successive detection” scheme to
closely approximate a logarithmic response over a total dynamic
range of 90 dB (Figure 2). The signal input is differential, at
nodes INHI and INLO, and will usually be sinusoidal and ac
coupled. The source may be either differential or single-sided;
the input impedance is about 2.5 k
in parallel with 2 pF. Seven
of the amplifier/detector stages handle inputs from –80 dBm
(32
V rms) up to about –14 dBm (45 mV rms). The noise floor
is about –83 dBm (18
V rms). Another two stages receive the
input attenuated by 22.3 dB, and respond to inputs up to
+10 dBm (707 mV rms). The gain of each of these stages is
11.15 dB and is accurately stabilized over temperature by a
precise biasing system.
The detectors provide full-wave rectification of the alternating
signal present at each limiter output. Their outputs are in the
form of currents, proportional to the supply voltage. Each cell
incorporates a low-pass filter pole, as the first step in recovering
the average value of the demodulated signal, which contains
appreciable energy at even harmonics of the input frequency. A
further real pole can be introduced by adding a capacitor be-
tween the summing node ISUM and VPOS. The summed de-
tector output currents are applied to a 6:1 reduction current
mirror. Its output at ILOG is scaled 2
A/dB, and is converted
to voltage by an internal load resistor of 9.375 k
between
REFERENCE
AND POWER-UP
ONE-POLE
FILTER
FINAL
LIMITER
MAIN SIGNAL PATH
11.15dB/STAGE
OFFSET-NULL
LOW-PASS FILTER
30pF
360k
2pF
9.375k
2pF
X2
TWO-POLE
SALLEN-KEY
FILTER
12 A/dB
2 A/dB
HIGH-END
DETECTORS
AD606
1.5k
250
30k
9
10
11
12
13
14
15
16
12
345
67
8
INLO
COMM
ISUM
ILOG
BFIN
VLOG
OPCM
LMLO
LMHI
LADJ
FIL2
FIL1
VPOS
PRUP
COMM
INHI
X1
Figure 2. Simplified Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TV02W280-G | TVS 200W 28V UNIDIRECT SOD-123 |
| 61291-1 | CONN RECEPT 18-22 AWG CRIMP TIN |
| AD842SQ | IC OPAMP GP 80MHZ 100MA 14CDIP |
| TV02W260-HF | TVS 200W 26V UNIDIRECT SOD-123 |
| TV02W260-G | TVS 200W 26V UNIDIRECT SOD-123 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD607 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power Mixer/AGC/RSSI 3 V Receiver IF Subsystem |
| AD607ARS | 功能描述:射頻混合器 LINEAR IF SUBSYSTEM RoHS:否 制造商:NXP Semiconductors 頻率范圍: 轉(zhuǎn)換損失——最大: 工作電源電壓:6 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| AD607ARS-REEL | 功能描述:IC RCVR IF SUBSYSTEM 3V 20-SSOP RoHS:否 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:* |
| AD607ARSZ | 功能描述:IC LIN RCVR IF SUBSYS LP 20-SSOP RoHS:是 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:* |
| AD607ARSZ | 制造商:Analog Devices 功能描述:IF Subsystem |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。