參數資料
| 型號： | AD603ARZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 9/25頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP VGA 90MHZ LN 50MA 8SOIC |
| 標準包裝： | 1 |
| 系列： | X-AMP® |
| 放大器類型： | 可變增益 |
| 電路數： | 1 |
| 轉換速率： | 275 V/µs |
| -3db帶寬： | 90MHz |
| 電流 - 輸入偏壓： | 200nA |
| 電流 - 電源： | 12.5mA |
| 電流 - 輸出 / 通道： | 50mA |
| 電壓 - 電源，單路/雙路(±)： | 9.5 V ~ 12.6 V，±4.75 V ~ 6.3 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 8-SO |
| 包裝： | 管件 |
| 產品目錄頁面： | 774 (CN2011-ZH PDF) |
| 配用： | AD603-EVALZ-ND - BOARD EVALUATION FOR AD603 |
AD603
Data Sheet
Rev. K | Page 16 of 24
The gains are offset (Figure 41) such that the gain of A2 is
increased only after the gain of A1 has reached its maximum
value. Note that for a differential input of –600 mV or less, the
gain of a single amplifier (A1 or A2) is at its minimum value of
11.07 dB; for a differential input of 600 mV or more, the gain
is at its maximum value of 31.07 dB. Control inputs beyond
these limits do not affect the gain and can be tolerated without
damage or foldover in the response. This is an important aspect
of the gain control response of the AD603. (See the Specifications
section for more details on the allowable voltage range.) The
gain is now
Gain (dB) = 40 VG + GO
(3)
where:
VG is the applied control voltage.
GO is determined by the gain range chosen.
In the explanatory notes that follow, it is assumed that
the maximum bandwidth connections are used, for which
GO is 20 dB.
+31.07dB
+10dB
A1
A2
+31.07dB
+28.96dB
–11.07dB
0.473
1.526
–8.93dB
0
–20
0.5
0
1.0
20
1.50
40
2.0
60
VC (V)
62.14
–22.14
GAIN
(dB)
*GAIN OFFSET OF 1.07dB, OR 26.75mV.
00
53
9-
0
39
*
Figure 41. Explanation of Offset Calibration for Sequential Control
With reference to Figure 38, Figure 39, and Figure 40, note that
VG1 refers to the differential gain control input to A1, and VG2
refers to the differential gain control input to A2. When VG is
0 V, VG1 = 473 mV and thus the gain of A1 is 8.93 dB (recall
that the gain of each individual amplifier in the maximum
bandwidth mode is –10 dB for VG = 500 mV and 10 dB for VG
= 0 V); meanwhile, VG2 = 1.908 V so the gain of A2 is pinned
at 11.07 dB. The overall gain is therefore –20 dB (see Figure 38).
When VG = 1.00 V, VG1 = 1.00 V 0.473 V = 0.526 V, which sets
the gain of A1 to nearly its maximum value of +31.07 dB, while
VG2 = 1.00 V 1.526 V = 0.526 V, which sets the gain of A2 to
nearly its minimum value of 11.07 dB. Close analysis shows
that the degree to which neither AD603 is completely pushed to
its maximum nor minimum gain exactly cancels in the overall
gain, which is now 20 dB (see Figure 39).
When VG = 2.0 V, the gain of A1 is pinned at 31.07 dB and that
of A2 is near its maximum value of 28.93 dB, resulting in an
overall gain of 60 dB (see Figure 40). This mode of operation is
further clarified in Figure 42, which is a plot of the separate
gains of A1 and A2 and the overall gain vs. the control voltage.
Figure 43 is a plot of the SNR of the cascaded amplifiers vs. the
control voltage. Figure 44 is a plot of the gain error of the
cascaded stages vs. the control voltages.
00
53
9-
0
4
0
VC (V)
2.0
–0.2
0.2
0.6
1.0
1.4
1.8
OV
E
R
A
L
G
A
IN
(
d
B
)
70
50
60
40
30
20
10
0
–10
–20
–30
COMBINED
A1
A2
Figure 42. Plot of Separate and Overall Gains in Sequential Control
00
53
9-
0
4
1
VC (V)
2.0
–0.2
0.2
0.6
1.0
1.4
1.8
S
NR
(
d
B)
90
80
70
60
50
40
30
20
10
Figure 43. SNR for Cascaded Stages—Sequential Control
00
53
9-
0
4
2
VC (V)
2.2
–0.2
0
0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0
G
AI
N
E
R
RO
R
(
d
B)
2.0
1.5
1.0
0.5
0
–0.5
–1.0
–1.5
–2.0
Figure 44. Gain Error for Cascaded Stages–Sequential Control
PARALLEL MODE (SIMPLEST GAIN CONTROL
INTERFACE)
In this mode, the gain control of voltage is applied to both
inputs in parallel: the GPOS pins of both A1 and A2 are
相關PDF資料 |
PDF描述 |
|---|---|
| AD824ARZ-14 | IC OPAMP JFET R-R 2MHZ LP 14SOIC |
| AD8228BRZ | IC AMP INST PREC LDRIFT LN 8SOIC |
| OP284EPZ | IC OPAMP GP R-R 4.25MHZ LN 8DIP |
| AD9632ARZ | IC OPAMP VF ULDIST 70MA 8SOIC |
| AD713JRZ-16-REEL7 | IC OPAMP BIFET QUAD PREC 16SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD603ARZ | 制造商:Analog Devices 功能描述:Programmable Gain Amplifier IC |
| AD603ARZ-REEL | 功能描述:IC AMP VGA 90MHZ LN 50MA 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:X-AMP® 標準包裝:150 系列:- 放大器類型:音頻 電路數:2 輸出類型:- 轉換速率:5 V/µs 增益帶寬積:12MHz -3db帶寬:- 電流 - 輸入偏壓:100nA 電壓 - 輸入偏移:500µV 電流 - 電源:6mA 電流 - 輸出 / 通道:50mA 電壓 - 電源，單路/雙路(±):4 V ~ 32 V，±2 V ~ 16 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:8-TSSOP 包裝:管件 |
| AD603ARZ-REEL7 | 功能描述:IC AMP VGA 90MHZ LN 50MA 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:X-AMP® 標準包裝:150 系列:- 放大器類型:音頻 電路數:2 輸出類型:- 轉換速率:5 V/µs 增益帶寬積:12MHz -3db帶寬:- 電流 - 輸入偏壓:100nA 電壓 - 輸入偏移:500µV 電流 - 電源:6mA 電流 - 輸出 / 通道:50mA 電壓 - 電源，單路/雙路(±):4 V ~ 32 V，±2 V ~ 16 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:8-TSSOP 包裝:管件 |
| AD603-EB | 制造商:Analog Devices 功能描述:Evaluation Board For Low Noise, 90 MHz Variable Gain Amplifier |
| AD603-EVALZ | 功能描述:BOARD EVALUATION FOR AD603 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 運算放大器 系列:X-AMP® 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- |
發(fā)布緊急采購，3分鐘左右您將得到回復。