- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1979 > AD5781BRUZ-REEL7 (Analog Devices Inc)IC DAC 18BIT SRL 20TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5781BRUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 18BIT SRL 20TSSOP |
| 產(chǎn)品變化通告： | AD57x1 Feature Change 27/Jul/2011 |
| 設(shè)計(jì)資源： | 18-Bit Accurate, low noise, precision bipolar DC voltage source (CN0177) |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 設(shè)置時(shí)間： | 1µs |
| 位數(shù)： | 18 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | * |
| 采樣率（每秒）： | 1M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
AD5781
Rev. D | Page 19 of 28
THEORY OF OPERATION
The AD5781 is a high accuracy, fast settling, single, 18-bit,
serial input, voltage output DAC. It operates from a VDD supply
voltage of 7.5 V to 16.5 V and a VSS supply of 16.5 V to 2.5 V.
Data is written to the AD5781 in a 24-bit word format via a 3-wire
serial interface. The AD5781 incorporates a power-on reset
circuit that ensures the DAC output powers up to 0 V with the
VOUT pin clamped to AGND through a ~6 kΩ internal resistor.
DAC ARCHITECTURE
The architecture of the AD5781 consists of two matched DAC
sections. A simplified circuit diagram is shown in Figure 49.
The six MSBs of the 18-bit data-word are decoded to drive 63
switches, E0 to E62. Each of these switches connects one of 63
matched resistors to either the VREFP or VREFN voltage. The
remaining 12 bits of the data-word drive the S0 to S11 switches
of a 12-bit voltage mode R-R ladder network.
2R
S0
2R
S1
2R
S11
2R
E62
2R
E61
2R
E0
12-BIT R-R LADDER
.....................
..........
RR
R
2R
VREFPF
VREFPS
VREFNF
VREFNS
VOUT
SIX MSBs DECODED INTO
63 EQUAL SEGMENTS
090
92-
053
Figure 49. DAC Ladder Structure Serial Interface
The AD5781 has a 3-wire serial interface (SYNC, SCLK, and
SDIN) that is compatible with SPI, QSPI, and MICROWIRE
timing diagram).
Input Shift Register
The input shift register is 24 bits wide. Data is loaded into the
device MSB first as a 24-bit word under the control of a serial
clock input, SCLK, which can operate at up to 35 MHz. The
input register consists of a R/W bit, three address bits, and
twenty data bits as shown in Table 7. The timing diagram for
this operation is shown in Figure 2.
Table 7. Input Shift Register Format
MSB
LSB
DB23
DB22
DB21
DB20
DB19
DB0
R/W
Register address
Register data
Table 8. Decoding the Input Shift Register
R/W
Register Address
Description
0
No operation (NOP). Used in readback operations.
0
1
Write to the DAC register.
0
1
0
Write to the control register.
0
1
Write to the clearcode register.
0
1
0
Write to the software control register.
1
0
1
Read from the DAC register.
1
0
1
0
Read from the control register.
1
0
1
Read from the clearcode register.
1 X is don’t care.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5790BCPZ | IC DAC VOLT OUT 20BIT 24LFCSP |
| AD5791BRUZ | IC DAC 20BIT SRL 20TSSOP |
| AD5821ABCBZ-REEL | IC DAC 10BIT CURRENTSINK 9WLCSP |
| AD6600ASTZ | IC ADC DUAL W/RSSI 44-LQFP |
| AD6644ASTZ-65 | IC ADC 14BIT 65MSPS CMOS 52-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5781SRU-EP | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 18-Bit VOut +/-0.5 LSB INL RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel |
| AD578221 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| AD578JD | 制造商:AD 制造商全稱:Analog Devices 功能描述:VERY FAST, COMPLETE 10- OR 12-BIT A/D CONVERTERS |
| AD578JN | 制造商:AD 制造商全稱:Analog Devices 功能描述:VERY FAST, COMPLETE 10- OR 12-BIT A/D CONVERTERS |
| AD578K | 制造商:AD 制造商全稱:Analog Devices 功能描述:VERY FAST, COMPLETE 10- OR 12-BIT A/D CONVERTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。