參數(shù)資料
型號: AD5764RCSUZ-REEL7
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
中文描述: SERIAL INPUT LOADING, 8 us SETTLING TIME, 16-BIT DAC, PQFP32
封裝: ROHS COMPLIANT, PLASTIC, MS-026ABA, TQFP-32
文件頁數(shù): 7/32頁
文件大?。?/td> 524K
代理商: AD5764RCSUZ-REEL7
AD5764R
TIMING CHARACTERISTICS
AV
DD
= 11.4 V to 16.5 V, AV
SS
= 11.4 V to 16.5 V, AGND = DGND = REFGND = PGND = 0 V; REFAB = REFCD = 5 V external;
DV
CC
= 2.7 V to 5.25 V, R
LOAD
= 10 kΩ, C
L
= 200 pF. All specifications T
MIN
to T
MAX
, unless otherwise noted.
Table 3.
Parameter
1, 2, 3
Limit at T
MIN
, T
MAX
Unit
t
1
33
ns min
t
2
13
ns min
t
3
13
ns min
t
4
13
ns min
t
54
13
ns min
t
6
40
ns min
t
7
2
ns min
t
8
5
ns min
t
9
1.4
μs min
400
ns min
t
10
10
ns min
t
11
500
ns max
t
12
10
μs max
t
13
10
ns min
t
14
2
μs max
t
155, 6
25
ns max
t
16
20
ns min
t
17
2
μs min
t
18
170
ns min
1
Guaranteed by design and characterization; not production tested.
2
All input signals are specified with t
r
= t
f
= 5 ns (10% to 90% of DV
CC
) and timed from a voltage level of 1.2 V.
3
See Figure 2, Figure 3, and Figure 4.
4
Standalone mode only.
5
Measured with the load circuit of Figure 5.
6
Daisy-chain mode only.
Rev. PrA | Page 7 of 32
Description
SCLK cycle time
SCLK high time
SCLK low time
SYNC falling edge to SCLK falling edge setup time
24
th
SCLK falling edge to SYNC rising edge
Minimum SYNC high time
Data setup time
Data hold time
SYNC rising edge to LDAC falling edge (all DACs updated)
SYNC rising edge to LDAC falling edge (single DAC updated)
LDAC pulse width low
LDAC falling edge to DAC output response time
DAC output settling time
CLR pulse width low
CLR pulse activation time
SCLK rising edge to SDO valid
SYNC rising edge to SCLK rising edge
SYNC rising edge to DAC output response time (LDAC = 0)
LDAC falling edge to SYNC rising edge
相關(guān)PDF資料
PDF描述
AD579 Very Fast,Complete 10-or 12-Bit A/D Converters(完備的10位A/D轉(zhuǎn)換器)
AD578 Very Fast,Complete 10-or 12-Bit A/D Converters(完備的12位A/D轉(zhuǎn)換器)
AD5821 120 mA, Current Sinking, 10-Bit, I2C DAC
AD5821BCBZ-REEL1 120 mA, Current Sinking, 10-Bit, I2C DAC
AD5821BCBZ-REEL71 120 mA, Current Sinking, 10-Bit, I2C DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5764SSUZ-EP-RL7 功能描述:16 Bit Digital to Analog Converter 4 32-TQFP (7x7) 制造商:analog devices inc. 系列:iCMOS? 包裝:剪切帶(CT) 零件狀態(tài):有效 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):4 建立時間:10μs 輸出類型:Voltage - Buffered 差分輸出:無 數(shù)據(jù)接口:SPI,DSP 參考類型:外部 電壓 - 電源,模擬:±11.4 V ~ 16.5 V 電壓 - 電源,數(shù)字:2.7 V ~ 5.25 V INL/DNL(LSB):±2(最大),±1(最大) 架構(gòu):R-2R 工作溫度:-55°C ~ 125°C 封裝/外殼:32-TQFP 供應(yīng)商器件封裝:32-TQFP(7x7) 標(biāo)準(zhǔn)包裝:1
AD5765 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Quad, 16-Bit, High Accuracy, Serial Input, ±5V DACs
AD5765BSUZ 功能描述:IC DAC 16BIT +/-5V QUAD 2LSB 32L RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5765BSUZ-REEL7 功能描述:IC DAC 16BIT 5V QUAD 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5765CSUZ 功能描述:IC DAC 16BIT QUAD 5V 1LSB 32TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND