- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375233 > AD5764RASUZ-REEL7 (ANALOG DEVICES INC) Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC PDF資料下載
參數(shù)資料
| 型號： | AD5764RASUZ-REEL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| 中文描述： | SERIAL INPUT LOADING, 8 us SETTLING TIME, 16-BIT DAC, PQFP32 |
| 封裝： | LEAD FREE, PLASTIC, MS-026ABA, TQFP-32 |
| 文件頁數(shù)： | 21/32頁 |
| 文件大?。?/td> | 524K |
| 代理商： | AD5764RASUZ-REEL7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD5764R
Rev. PrA | Page 21 of 32
68HC11
1
MISO
SYNC
SDIN
SCLK
MOSI
SCK
PC7
PC6
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SDIN
SDIN
1
ADDITIONAL PINS OMITTED FOR CLARITY
AD5764R
1
AD5764R
1
AD5764R
1
0
Figure 36. Daisy Chaining the AD5764R
Daisy-Chain Operation
For systems that contain several devices, the SDO pin can be
used to daisy chain several devices together. This daisy-chain
mode can be useful in system diagnostics and in reducing the
number of serial interface lines. The first falling edge of SYNC
starts the write cycle. The SCLK is continuously applied to the
input shift register when SYNC is low. If more than 24 clock
pulses are applied, the data ripples out of the shift register and
appears on the SDO line. This data is clocked out on the rising
edge of SCLK and is valid on the falling edge. By connecting the
SDO of the first device to the SDIN input of the next device in
the chain, a multidevice interface is constructed. Each device in
the system requires 24 clock pulses. Therefore, the total number
of clock cycles must equal 24N, where N is the total number of
AD5764R devices in the chain. When the serial transfer to all
devices is complete, SYNC is taken high. This latches the input
data in each device in the daisy chain and prevents any further
data from being clocked into the input shift register. The serial
clock can be a continuous or a gated clock.
A continuous SCLK source can only be used if SYNC is held
low for the correct number of clock cycles. In gated clock mode,
a burst clock containing the exact number of clock cycles must
be used and SYNC must be taken high after the final clock to
latch the data.
Readback Operation
Before a readback operation is initiated, the SDO pin must be
enabled by writing to the function register and clearing the
SDO DISABLE bit; this bit is cleared by default. Readback mode
is invoked by setting the R/W bit = 1 in the serial input register
write. With R/W = 1, Bit A2 to Bit A0, in association with Bit
REG2, Bit REG1, and Bit REG0, select the register to be read.
The remaining data bits in the write sequence are don’t care.
During the next SPI write, the data appearing on the SDO
output contain the data from the previously addressed register.
For a read of a single register, the NOP command can be used
in clocking out the data from the selected register on SDO. The
readback diagram in Figure 4 shows the readback sequence. For
example, to read back the fine gain register of Channel A on the
AD5764R, the following sequence should be implemented:
1.
Write 0xA0XXXX to the AD5764R input register. This
configures the AD5764R for read mode with the fine gain
register of Channel A selected. Note that all the data bits,
DB15 to DB0, are don’t care.
2.
Follow this with a second write, a NOP condition,
0x00XXXX. During this write, the data from the fine gain
register is clocked out on the SDO line, that is, data clocked
out contains the data from the fine gain register in Bit DB5 to
Bit DB0.
SIMULTANEOUS UPDATING VIA LDAC
Depending on the status of both SYNC and LDAC, and after
data has been transferred into the input register of the DACs,
there are two ways in which the DAC registers and DAC
outputs can be updated.
Individual DAC Updating
In this mode, LDAC is held low while data is being clocked into
the input shift register. The addressed DAC output is updated
on the rising edge of SYNC.
Simultaneous Updating of All DACs
In this mode, LDAC is held high while data is being clocked
into the input shift register. All DAC outputs are updated by
taking LDAC low any time after SYNC has been taken high.
The update now occurs on the falling edge of LDAC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5764RBSUZ | Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD5764RBSUZ-REEL7 | Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD5764RCSUZ | Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD5764RCSUZ-REEL7 | Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD579 | Very Fast,Complete 10-or 12-Bit A/D Converters(完備的10位A/D轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5764RBSUZ | 功能描述:IC DAC 16BIT QUAD VOUT 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5764RBSUZ-REEL7 | 功能描述:IC DAC QUAD 16BIT VOUT 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5764RCSUZ | 功能描述:IC DAC QUAD 16BIT VOUT 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5764RCSUZ-REEL7 | 功能描述:IC DAC QUAD 16BIT VOUT 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5764SSUZ-EP-RL7 | 功能描述:16 Bit Digital to Analog Converter 4 32-TQFP (7x7) 制造商:analog devices inc. 系列:iCMOS? 包裝:剪切帶（CT） 零件狀態(tài):有效 位數(shù):16 數(shù)模轉(zhuǎn)換器數(shù):4 建立時間:10μs 輸出類型:Voltage - Buffered 差分輸出:無 數(shù)據(jù)接口:SPI，DSP 參考類型:外部 電壓 - 電源，模擬:±11.4 V ~ 16.5 V 電壓 - 電源，數(shù)字:2.7 V ~ 5.25 V INL/DNL（LSB）:±2（最大），±1（最大） 架構(gòu):R-2R 工作溫度:-55°C ~ 125°C 封裝/外殼:32-TQFP 供應(yīng)商器件封裝:32-TQFP（7x7） 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。