參數(shù)資料
型號: AD5763CSUZ
廠商: Analog Devices Inc
文件頁數(shù): 13/28頁
文件大小: 0K
描述: DAC 16BIT DUAL 5V 2LSB 32-TQFP
產品培訓模塊: Data Converter Fundamentals
DAC Architectures
產品變化通告: AD5763/65 Metal Layer Edit Change 08/Sept/2009
設計資源: High Accuracy, Bipolar Voltage Output Digital-to-Analog Conversion Using AD5763 (CN0074)
標準包裝: 1
設置時間: 8µs
位數(shù): 16
數(shù)據(jù)接口: 串行
轉換器數(shù)目: 2
電壓電源: 雙 ±
功率耗散(最大): 45mW
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 32-TQFP
供應商設備封裝: 32-TQFP(7x7)
包裝: 托盤
輸出數(shù)目和類型: 2 電壓,雙極
采樣率(每秒): *
產品目錄頁面: 784 (CN2011-ZH PDF)
AD5763
Data Sheet
Rev. C | Page 20 of 28
FINE GAIN REGISTER
The fine gain register is addressed by setting the three REG bits to 100. The DAC address bits select with which DAC channel the data
transfer is to take place (see Table 9). The fine gain register is a 6-bit register and allows the user to adjust the gain of each DAC channel
by 32 LSB to +31 LSB in 1 LSB increments as shown in Table 15 and Table 16. The adjustment is made to both the positive full-scale and
negative full-scale points simultaneously, each point being adjusted by of one step. The fine gain register coding is twos complement.
Table 15. Programming Fine Gain Register
REG2
REG1
REG0
A2
A1
A0
DB15:DB6
DB5
DB4
DB3
DB2
DB1
DB0
1
0
DAC address
Don’t care
FG5
FG4
FG3
FG2
FG1
FG0
Table 16. Fine Gain Register Options
Gain Adjustment
FG5
FG4
FG3
FG2
FG1
FG0
+31 LSB
0
1
+30 LSB
0
1
0
No Adjustment (Default)
0
31 LSB
1
0
1
32 LSB
1
0
OFFSET REGISTER
The offset register is addressed by setting the three REG bits to 101. The DAC address bits select with which DAC channel the data transfer is to
take place (see Table 9). The AD5763 offset register is an 8-bit register and allows the user to adjust the offset of each channel by 16 LSB
to +15.875 LSB in increments of LSB as shown in Table 17 and Table 18. The offset register coding is twos complement.
Table 17. Programming the Offset Register
REG2
REG1
REG0
A2
A1
A0
DB15:DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
1
0
1
DAC address
Don’t care
OF7
OF6
OF5
OF4
OF3
OF2
OF1
OF0
Table 18. Offset Register Options
Offset Adjustment
OF7
OF6
OF5
OF4
OF3
OF2
OF1
OF0
+15.875 LSB
0
1
+15.75 LSB
0
1
0
No Adjustment (Default)
0
15.875 LSB
1
0
1
16 LSB
1
0
相關PDF資料
PDF描述
VI-21D-MW-F4 CONVERTER MOD DC/DC 85V 100W
VI-J2H-MZ-S CONVERTER MOD DC/DC 52V 25W
VI-21D-MW-F3 CONVERTER MOD DC/DC 85V 100W
VI-J24-MZ-S CONVERTER MOD DC/DC 48V 25W
AD7538JNZ IC DAC 14BIT W/BUFFER 24DIP
相關代理商/技術參數(shù)
參數(shù)描述
AD5763CSUZ-REEL7 功能描述:DAC 16BIT DUAL 5V 2LSB 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5763CSUZ-TR 制造商:Analog Devices 功能描述:16BIT +/-5V DUAL 1LSB - Tape and Reel
AD5764 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Quad, 14/16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
AD5764ASU 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Quad, 14/16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
AD5764ASUZ 功能描述:IC DAC 16BIT QUAD VOUT 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產品目錄頁面:1398 (CN2011-ZH PDF)