參數(shù)資料
型號: AD5754RBREZ
廠商: Analog Devices Inc
文件頁數(shù): 21/32頁
文件大小: 0K
描述: IC DAC 16BIT DSP/SRL 24TSSOP
產品培訓模塊: Data Converter Fundamentals
DAC Architectures
設計資源: Software Configurable 16-Bit Quad-Channel Unipolar/Bipolar Voltage Output Using AD5754R (CN0083)
標準包裝: 1
設置時間: 10µs
位數(shù): 16
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉換器數(shù)目: 4
電壓電源: 雙 ±
功率耗散(最大): 310mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-TSSOP(0.173",4.40mm)裸露焊盤
供應商設備封裝: 24-TSSOP 裸露焊盤
包裝: 管件
輸出數(shù)目和類型: 4 電壓,單極;4 電壓,雙極
采樣率(每秒): *
產品目錄頁面: 784 (CN2011-ZH PDF)
AD5724R/AD5734R/AD5754R
Rev. E | Page 28 of 32
CONTROL REGISTER
The control register is addressed by setting the three REG bits to 011. The value written to the address and data bits determines the
control function selected. The control register options are shown in Table 24 and Table 25.
Table 24. Programming the Control Register
MSB
LSB
R/W
Zero
REG2
REG1
REG0
A2
A1
A0
DB15 to DB4
DB3
DB2
DB1
DB0
0
1
0
NOP, data = don’t care
0
1
0
1
Don’t care
TSD enable
Clamp enable
CLR select
SDO disable
0
1
0
Clear, data = don’t care
0
1
0
1
Load, data = don’t care
Table 25. Control Register Functions
Option
Description
NOP
No operation instruction used in readback operations.
Clear
Addressing this function sets the DAC registers to the clear code and updates the outputs.
Load
Addressing this function updates the DAC registers and, consequently, the DAC outputs.
SDO disable
Set by the user to disable the SDO output. Cleared by the user to enable the SDO output (default).
CLR select
See Table 26 for a description of the CLR select operation.
Clamp enable
Set by the user to enable the current limit clamp (default). The channel does not power down on detection of
overcurrent; the current is clamped at 20 mA.
Cleared by the user to disable the current-limit clamp. The channel powers down on detection of overcurrent.
TSD enable
Set by the user to enable the thermal shutdown feature. Cleared by the user to disable the thermal shutdown
feature (default).
Table 26. CLR Select Options
Output CLR Value
CLR Select Setting
Unipolar Output Range
Bipolar Output Range
0
0 V
1
Midscale
Negative full scale
相關PDF資料
PDF描述
VI-JTX-MZ-F1 CONVERTER MOD DC/DC 5.2V 25W
LTC1650CS#PBF IC D/A CONV 16BIT R-R 16-SOIC
VI-JTW-MZ-F3 CONVERTER MOD DC/DC 5.5V 25W
VI-JTW-MZ-F4 CONVERTER MOD DC/DC 5.5V 25W
AD5542LRZ IC DAC 16BIT SERIAL-IN 14-SOIC
相關代理商/技術參數(shù)
參數(shù)描述
AD5754RBREZ-REEL7 功能描述:IC DAC 16BIT DSP/SRL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5755 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA
AD5755_11 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4 mA to 20 mA and Voltage Output DAC, Dynamic Power Control
AD5755-1 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit,Serial Input, 4 mA to 20 mA and Voltage Output DAC,Dynamic Power Control
AD5755-1_11 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit,Serial Input, 4 mA to 20 mA and Voltage Output DAC,Dynamic Power Control