參數(shù)資料
型號(hào)： AD5752AREZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 13/32頁(yè)
文件大?。?/td> 0K
描述： IC DAC DUAL 16BIT SERIAL 24TSSOP
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
設(shè)計(jì)資源： Software Configurable 16-Bit Dual-Channel Unipolar/Bipolar Voltage Output Using AD5752 (CN0092)
標(biāo)準(zhǔn)包裝： 62
設(shè)置時(shí)間： 10µs
位數(shù)： 16
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 2
電壓電源： 模擬和數(shù)字，雙 ±
功率耗散（最大）： 190mW
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 24-TSSOP（0.173"，4.40mm）裸露焊盤(pán)
供應(yīng)商設(shè)備封裝： 24-TSSOP 裸露焊盤(pán)
包裝： 管件
輸出數(shù)目和類(lèi)型： 2 電壓，單極；2 電壓，雙極
采樣率（每秒）： *
產(chǎn)品目錄頁(yè)面： 784 (CN2011-ZH PDF)
AD5722/AD5732/AD5752
Rev. D | Page 20 of 32
LOAD DAC (LDAC)
CONFIGURING THE AD5722/AD5732/AD5752
When the power supplies are applied to the AD5722/AD5732/
AD5752, the power-on reset circuit ensures that all registers
default to 0. This places all channels in power-down mode. The
DVCC should be brought high before any of the interface lines
are powered. If this is not done the first write to the device may
be ignored. The first communication to the AD5722/AD5732/
AD5752 should be to set the required output range on all
channels (the default range is the 5 V unipolar range) by writing
to the output range select register. The user should then write to
the power control register to power on the required channels. To
program an output value on a channel, that channel must first
be powered up; any writes to a channel while it is in power-down
mode are ignored. The AD5722/ AD5732/AD5752 operate with a
wide power supply range. It is important that the power supply
applied to the parts provide adequate headroom to support the
chosen output ranges.
After data has been transferred into the input register of the
DACs, there are two ways to update the DAC registers and DAC
outputs. Depending on the status of both SYNC and LDAC, one
of two update modes is selected: individual DAC updating or
simultaneous updating of all DACs.
SYNC
SCLK
VOUTX
DAC
REGISTER
INTERFACE
LOGIC
OUTPUT
AMPLIFIER
LDAC
SDO
SDIN
REFIN
INPUT
REGISTER
12-/14-/16-BIT
DAC
06
46
7-
0
09
TRANSFER FUNCTION
Table 7 to Table 15 show the relationships of the ideal input
code to output voltage for the AD5752, AD5732, and AD5722,
respectively, for all output voltage ranges. For unipolar output
ranges, the data coding is straight binary. For bipolar output
ranges, the data coding is user selectable via the BIN/2sCOMP
pin and can be either offset binary or twos complement.
Figure 41. Simplified Diagram of Input Loading Circuitry for One DAC
Individual DAC Updating
In this mode, LDAC is held low while data is clocked into the
input shift register. The addressed DAC output is updated on
the rising edge of SYNC.
Simultaneous Updating of All DACs
For a unipolar output range, the output voltage expression is
given by
In this mode, LDAC is held high while data is clocked into the
input shift register. All DAC outputs are asynchronously updated
by taking LDAC low after SYNC has been taken high. The
update now occurs on the falling edge of LDAC.
×
=
N
REFIN
OUT
D
Gain
V
2
For a bipolar output range, the output voltage expression is given by
ASYNCHRONOUS CLEAR (CLR)
2
REFIN
N
REFIN
OUT
V
Gain
D
Gain
V
×
×
=
where:
D
is the decimal equivalent of the code loaded to the DAC.
N
is the bit resolution of the DAC.
VREFIN
is the reference voltage applied at the REFIN pin.
Gain
is an internal gain whose value depends on the output
range selected by the user, as shown in Table 6.
CLR is an active low clear that allows the outputs to be cleared
to either zero-scale code or midscale code. The clear code value is
user-selectable via the CLR select bit of the control register (see
the
section). It is necessary to maintain
CLR low
for a minimum amount of time to complete the operation (see
). When the
CLR signal is returned high, the output
remains at the cleared value until a new value is programmed.
The outputs cannot be updated with a new value while the CLR
pin is low. A clear operation can also be performed via the clear
command in the control register.
Table 6. Internal Gain Values
Output Range (V)
Gain Value
+5
2
+10
4
+10.8
4.32
±5
4
±10
8
±10.8
8.64
相關(guān)PDF資料
PDF描述
AD5752RBREZ-REEL7 IC DAC DUAL 16BIT SERIAL 24TSSOP
AD5754BREZ-REEL7 IC DAC 16BIT DSP/SRL 24TSSOP
AD5755-1ACPZ IC DAC 16BIT SERIAL 64LFCSP
AD5755BCPZ-REEL7 IC DAC 16BIT QUAD 64-LFCSP
AD5760BCPZ IC DAC VOLT OUT 16BIT 24LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5752AREZ-REEL7 功能描述:IC DAC DUAL 16BIT SERIAL 24TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類(lèi)型:1 電流，單極；1 電流，雙極 采樣率（每秒）:*
AD5752BREZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs
AD5752BREZ-REEL7 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs
AD5752R 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Dual, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar, Voltage Output DACs
AD5752RBREZ 功能描述:IC DAC DUAL 16BIT SERIAL 24TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類(lèi)型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*