- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8657 > AD5724AREZ-REEL7 (Analog Devices Inc)IC DAC 12BIT DSP/SRL 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5724AREZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT DSP/SRL 24TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 設(shè)計資源： | Software Configurable 12-Bit Quad Channel Unipolar/Bipolar Voltage Output Using AD5724 (CN0088) |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 設(shè)置時間： | 10µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 功率耗散（最大）： | 310mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm）裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP 裸露焊盤 |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電壓，單極；4 電壓，雙極 |
| 采樣率（每秒）： | 100k |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD5724/AD5734/AD5754
Rev. D | Page 26 of 32
POWER CONTROL REGISTER
The power control register is addressed by setting the three REG bits to 010. This register allows the user to control and determine the
power and thermal status of the AD5724/AD5734/AD5754. The power control register options are shown in Table 26 and Table 27.
Table 26. Programming the Power Control Register
MSB
LSB
R/W
Zero
REG2
REG1
REG0
A2
A1
A0
DB15 to
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
1
0
X
OCD
OCC
OCB
OCA
0
TSD
0
PUD
PUC
PUB
PUA
Table 27. Power Control Register Functions
Option
Description
PUA
DAC A power-up. When set, this bit places DAC A in normal operating mode. When cleared, this bit places DAC A in power-down
mode (default). After setting this bit to power DAC A, a power up time of 10 μs is required. During this power-up time, the DAC
register should not be loaded to the DAC output (see the Load DAC/LDAC section). If the clamp enable bit of the control register
is cleared, DAC A powers down automatically upon detection of an overcurrent, and PUA is cleared to reflect this.
PUB
DAC B power-up. When set, this bit places DAC B in normal operating mode. When cleared, this bit places DAC B in power-down
mode (default). After setting this bit to power DAC B, a power up time of 10 μs is required. During this power-up time, the DAC
register should not be loaded to the DAC output (see the Load DAC/LDAC section). If the clamp enable bit of the control register
is cleared, DAC B powers down automatically upon detection of an overcurrent, and PUB is cleared to reflect this.
PUC
DAC C power-up. When set, this bit places DAC C in normal operating mode. When cleared, this bit places DAC C in power-down
mode (default). After setting this bit to power DAC C, a power up time of 10 μs is required. During this power-up time, the DAC
register should not be loaded to the DAC output (see the Load DAC/LDAC section). If the clamp enable bit of the control register
is cleared, DAC C powers down automatically upon detection of an overcurrent, and PUC is cleared to reflect this.
PUD
DAC D power-up. When set, this bit places DAC D in normal operating mode. When cleared, this bit places DAC D in power-down
mode (default). After setting this bit to power DAC D, a power up time of 10 μs is required. During this power-up time, the DAC
register should not be loaded to the DAC output (see the Load DAC/LDAC section). If the clamp enable bit of the control register
is cleared, DAC D powers down automatically upon detection of an overcurrent, and PUD is cleared to reflect this.
TSD
Thermal shutdown alert. Read-only bit. In the event of an overtemperature situation, the four DACs are powered down and this
bit is set.
OCA
DAC A overcurrent alert. Read-only bit. In the event of an overcurrent situation on DAC A, this bit is set.
OCB
DAC B overcurrent alert. Read-only bit. In the event of an overcurrent situation on DAC B, this bit is set.
OCC
DAC C overcurrent alert. Read-only bit. In the event of an overcurrent situation on DAC C, this bit is set.
OCD
DAC D overcurrent alert. Read-only bit. In the event of an overcurrent situation on DAC D, this bit is set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT49FCT3805SO8 | IC CLK BUFFER 1:5 100MHZ 20-SOIC |
| DAC8143FSZ-REEL | IC DAC 12BIT DAISYCHAIN 16SOIC |
| AD9762ARZRL | IC DAC 12BIT 125MSPS 28-SOIC |
| VI-J0K-MX-B1 | CONVERTER MOD DC/DC 40V 75W |
| VI-J0J-MX-B1 | CONVERTER MOD DC/DC 36V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5724R | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Quad, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar Voltage Output DACs |
| AD5724RBREL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, Quad, 12-/14-/16-Bit, Serial Input, Unipolar/Bipolar Voltage Output DACs |
| AD5724RBREZ | 功能描述:IC DAC 12BIT DSP/SRL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD5724RBREZ-REEL7 | 功能描述:IC DAC 12BIT DSP/SRL 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5724REZ | 制造商:Analog Devices 功能描述:- Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。