I2C TIMING CHARACTERISTICS
參數(shù)資料
型號(hào): AD5629RBCPZ-2-RL7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 30/32頁(yè)
文件大小: 0K
描述: IC DAC 12BIT I2C/SRL 16LFCSP-WQ
標(biāo)準(zhǔn)包裝: 1,500
系列: denseDAC
設(shè)置時(shí)間: 2.5µs
位數(shù): 12
數(shù)據(jù)接口: I²C,串行
轉(zhuǎn)換器數(shù)目: 8
電壓電源: 單電源
工作溫度: -40°C ~ 105°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 16-WQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 16-LFCSP-WQ(4x4)
包裝: 帶卷 (TR)
輸出數(shù)目和類(lèi)型: *
采樣率(每秒): 166k
Data Sheet
AD5629R/AD5669R
Rev. D | Page 7 of 32
I2C TIMING CHARACTERISTICS
VDD = 2.7 V to 5.5 V; all specifications TMIN to TMAX, fSCL = 400 kHz, unless otherwise noted.
Table 4.
Parameter
Conditions
Min
Max
Unit
Description
fSCL1
Standard mode
100
kHz
Serial clock frequency
Fast mode
400
kHz
t1
Standard mode
4
μs
tHIGH, SCL high time
Fast mode
0.6
μs
t2
Standard mode
4.7
μs
tLOW, SCL low time
Fast mode
1.3
μs
t3
Standard mode
250
ns
tSU;DAT, data setup time
Fast mode
100
ns
t4
Standard mode
0
3.45
μs
tHD;DAT, data hold time
Fast mode
0
0.9
μs
t5
Standard mode
4.7
μs
tSU;STA, setup time for a repeated start condition
Fast mode
0.6
μs
t6
Standard mode
4
μs
tHD;STA, hold time (repeated) start condition
Fast mode
0.6
μs
t7
Standard mode
4.7
μs
tBUF, bus-free time between a stop and a start condition
Fast mode
1.3
μs
t8
Standard mode
4
μs
tSU;STO, setup time for a stop condition
Fast mode
0.6
μs
t9
Standard mode
1000
ns
tRDA, rise time of SDA signal
Fast mode
300
ns
t10
Standard mode
300
ns
tFDA, fall time of SDA signal
Fast mode
300
ns
t11
Standard mode
1000
ns
tRCL, rise time of SCL signal
Fast mode
300
ns
t11A
Standard mode
1000
ns
tRCL1, rise time of SCL signal after a repeated start condition and
after an acknowledge bit
Fast mode
300
ns
t12
Standard mode
300
ns
tFCL, fall time of SCL signal
Fast mode
300
ns
t13
Standard mode
10
ns
LDAC pulse width low
Fast mode
10
ns
t14
Standard mode
300
ns
Falling edge of ninth SCL clock pulse of last byte of a valid write to
the LDAC falling edge
Fast mode
300
ns
t15
Standard mode
20
ns
CLR pulse width low
Fast mode
20
ns
tSP2
Fast mode
0
50
ns
Pulse width of spike suppressed
1
The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate but has a negative effect on the EMC
behavior of the part.
2
Input filtering on the SCL and SDA inputs suppresses noise spikes that are less than 50 ns for fast mode or less than 10 ns for high speed mode.
相關(guān)PDF資料
PDF描述
SY88149NDLMG TR IC LIMITING AMP 1.25GBPS 16QFN
AD5629RBCPZ-1-RL7 IC DAC 12BIT I2C/SRL 16LFCSP-WQ
AD5326ARU IC DAC 12BIT QUAD W/BUFF 16TSSOP
LTC1654IGN#TRPBF IC D/A CONV 14BIT R-R DUAL16SSOP
VE-2WD-IV-F4 CONVERTER MOD DC/DC 85V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5629RBRUZ-2 功能描述:IC DAC 12BIT I2C/SRL 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:denseDAC 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類(lèi)型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱(chēng):MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5629RBRUZ-2-RL7 功能描述:IC DAC 12BIT I2C/SRL 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:denseDAC 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類(lèi)型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD562AD 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:12-Bit Digital-to-Analog Converter
AD562AD/BCD 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD562AD/BIN 制造商:Rochester Electronics LLC 功能描述:- Bulk